音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD70741GC-25-8EU Datasheet

  • UPD70741GC-25-8EU

  • V821TM 32-/16-BIT MICROPROCESSOR

  • 112頁

  • NEC   NEC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD70741
V821
TM
32-/16-BIT MICROPROCESSOR
The
碌
PD70741 (V821) is a 32/16-bit RISC microprocessor that uses, as its processor core, the high-
performance 32-bit microprocessor
碌
PD70732 (V810
TM
) designed for built-in control applications. It incorporates
peripheral functions such as a DRAM/ROM controller, 2-channel DMA controller, real-time pulse unit, serial
interface, and interrupt controller.
The V821, which offers quick real-time response, high-speed integer instructions, bit string instructions, and
floating-point instructions, is ideally suited to use in OA equipment such as printers and facsimiles, image
processing devices such as those used in navigation units, portable devices, and other devices demanding
excellent cost performance.
The functions are described in detail in the following User鈥檚 Manuals, which should be read before
starting design work.
鈥?V821 User鈥檚 Manual Hardware
: U10077E
TM
鈥?V810 Family User鈥檚 Manual Architecture : U10082E
FEATURES
The V810 32-bit microprocessor is used as the CPU core
鈥?Separate address/data bus
Address bus : 24 bits
Data bus
: 16 bits
鈥?Built-in 1-Kbyte instruction cache memory
鈥?Pipeline structure of 1-clock pitch
鈥?Internal 4-Gbyte linear address space
鈥?32-bit general-purpose registers: 32
Instructions ideal for various application fields
鈥?Floating-point operation instructions and bit string
instructions
Interrupts controller
鈥?Nonmaskable : 1 external input
鈥?Maskable
: 8 external inputs and 11 types of
internal sources
鈥?Priorities can be specified in units of four groups.
Wait control unit
鈥?Capable of CS control over four blocks in both memory
and I/O spaces.
鈥?Linear address space of each block: 16M bytes
Memory access control functions
鈥?Supports DRAM high-speed page mode.
鈥?Supports page-ROM page mode.
DMA controller (DMAC): 2 channels
鈥?Maximum transfer count: 65 536
鈥?Two transfer types (fly-by (1-cycle) transfer and
2-cycle transfer)
鈥?Three transfer modes (single transfer, single-
step transfer, and block transfer)
Serial interfaces : 2 channels
鈥?Asynchronous serial interface (UART):
1 channel
鈥?Synchronous serial interface (CSI):
1 channel
Real-time pulse unit
鈥?16-bit timer/event counter : 1 channel
鈥?16-bit interval timer
Watchdog timer functions
Clock generator functions
Standby functions (HALT, IDLE, and STOP modes)
: 1 channel
The information in this document is subject to change without notice.
Document No. U11678EJ4V0DS00 (4th edition)
Date Published June 1998 J CP(K)
Printed in Japan
The mark
shows major revised points.
漏
1996

UPD70741GC-25-8EU相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！