音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD4724GS-GJG Datasheet

  • UPD4724GS-GJG

  • RS-232 LINE DRIVER/RECEIVER AT 3.3 V/5 V

  • 16頁

  • NEC   NEC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DATA SHEET
MOS INTEGRATED CIRCUIT
PD4724
RS-232 LINE DRIVER/RECEIVER AT 3.3 V/5 V
The
PD4724 is a high breakdown voltage silicon gate CMOS line driver/receiver based on the EIA/TIA-232-E
standard. This IC features various functions, such as standby, and incorporates a DC/DC converter that switches boost
multiples, enabling operation at both +3.3 V and +5 V single supply voltage.
The
PD4724 incorporates three drivers and five receivers, so an RS-232 interface circuit can be easily constructed
by connecting five external capacitors.
FEATURES
鈥?Based on EIA/TIA-232-E (RS-232-C) standard.
鈥?Single power supply: +3.3 V or +5 V (selectable with the V
CHA
pin)
鈥?Standby mode: Setting the standby pin to low level switches this IC into the standby mode and makes
the driver outputs high-impedance.
鈥?Enable mode: When the enable pin is high level during the standby mode, two receivers can operate as inverters
without hysteresis width (The other three receivers are fixed to high level).
ORDERING INFORMATION
Part number
Package
30-pin plastic shrink SOP (300 mil)
PD4724GS-GJG
Document No. S12201EJ2V0DS00 (2nd edition)
(Previous No. IC-3228)
Date Published January 1997 N
Printed in Japan
1993

UPD4724GS-GJG相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!