DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD4564441, 4564841, 4564163
64M-bit Synchronous DRAM
4-bank, LVTTL
Description
The
碌
PD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access
memories, organized as 4,194,304
脳
4
脳
4, 2,097,152
脳
8
脳
4, 1,048,576
脳16 脳
4 (word
脳
bit
脳
bank), respectively.
The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.
All inputs and outputs are synchronized with the positive edge of the clock.
The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).
These products are packaged in 54-pin TSOP (II).
Features
鈥?/div>
Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
鈥?/div>
Pulsed interface
鈥?/div>
Possible to assert random column address in every cycle
鈥?/div>
Quad internal banks controlled by A12 and A13 (Bank Select)
鈥?/div>
Byte control (脳16) by LDQM and UDQM
鈥?/div>
Programmable Wrap sequence (Sequential / Interleave)
鈥?/div>
Programmable burst length (1, 2, 4, 8 and full page)
鈥?/div>
Programmable /CAS latency (2 and 3)
鈥?/div>
Automatic precharge and controlled precharge
鈥?/div>
CBR (auto) refresh and self refresh
鈥?脳4, 脳8, 脳16
organization
鈥?/div>
Single 3.3 V
鹵
0.3 V power supply
鈥?/div>
LVTTL compatible inputs and outputs
鈥?/div>
4,096 refresh cycles / 64 ms
鈥?/div>
Burst termination by Burst stop command and Precharge command
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. M12621EJCV0DS00 (12th edition)
Date Published January 2000 NS CP (K)
Printed in Japan
The mark
鈥?/div>
shows major revised points.
漏
1997
next
UPD4564163G5-A10-9JF相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
ETC
-
英文版
ETC
-
英文版
ETC
-
英文版
ETC
-
英文版
ETC
-
英文版
2,048 x 8-BIT STATIC CMOS RAM
-
英文版
ETC
-
英文版
ETC
-
英文版
UPD4016_NEC.pdf
-
英文版
ETC
-
英文版
ETC
-
英文版
8,192 x 8-BIT NMOS XRAM
NEC [NEC]
-
英文版
ETC
-
英文版
x8 SRAM
ETC
-
英文版
x8 SRAM
ETC
-
英文版
INCREMENTAL ENCODER 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CI...
-
英文版
INCREMENTAL ENCODER 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CI...
NEC [NEC]
-
英文版
EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
-
英文版
EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
NEC [NEC]
-
英文版
RS-232 LINE DRIVER/RECEIVER AT 3.3 V/5 V