音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD44165082F5-E50-EQ1 Datasheet

  • UPD44165082F5-E50-EQ1

  • 18M-BIT QDRII SRAM 2-WORD BURST OPERATION

  • 32頁

  • NEC   NEC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD44165082, 44165182, 44165362
18M-BIT QDR
TM
II SRAM
2-WORD BURST OPERATION
Description
The
碌
PD44165082 is a 2,097,152-word by 8-bit, the
碌
PD44165182 is a 1,048,576-word by 18-bit and the
碌
PD44165362 is a 524,288-word by 36-bit synchronous quad data rate static RAM fabricated with advanced CMOS
technology using full CMOS six-transistor memory cell.
The
碌
PD44165082,
碌
PD44165182 and
碌
PD44165362 integrates unique synchronous peripheral circuitry and a
burst counter. All input registers controlled by an input clock pair (K and /K) are latched on the positive edge of K and
/K.
These products are suitable for application which require synchronous operation, high speed, low voltage, high
density and wide bit configuration.
These products are packaged in 165-pin PLASTIC BGA.
Features
鈥?/div>
1.8 鹵 0.1 V power supply and HSTL I/O
鈥?/div>
DLL circuitry for wide output data valid window and future frequency scaling
鈥?/div>
Separate independent read and write data ports with concurrent transactions
鈥?/div>
100% bus utilization DDR READ and WRITE operation
鈥?/div>
Two-tick burst for low DDR transaction size
鈥?/div>
Two input clocks (K and /K) for precise DDR timing at clock rising edges only
鈥?/div>
Two output clocks (C and /C) for precise flight time and clock skew matching-clock
and data delivered together to receiving device
鈥?/div>
Internally self-timed write control
鈥?/div>
Clock-stop capability with
碌
s restart
鈥?/div>
User programmable impedance output
鈥?/div>
Fast clock cycle time : 5.0 ns (200 MHz), 6.0 ns (167 MHz), 7.5 ns (133 MHz)
鈥?/div>
Simple control logic for easy depth expansion
鈥?/div>
JTAG boundary scan
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M15824EJ7V1DS00 (7th edition)
Date Published
July
2004 NS CP(K)
Printed in Japan
The mark
shows major revised points.
2001

UPD44165082F5-E50-EQ1相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！