音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD4382322GF-A67 Datasheet

  • UPD4382322GF-A67

  • x32 Fast Synchronous SRAM

  • 24頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

DATA SHEET
碌
PD4382162, 4382182, 4382322, 4382362
8M-BIT CMOS SYNCHRONOUS FAST SRAM
PIPELINED OPERATION
SINGLE CYCLE DESELECT
Description
The
碌
PD4382162 is a 524,288-word by 16-bit, the
碌
PD4382182 is a 524,288-word by 18-bit,
碌
PD4382322 is a 262,144-
word by 32-bit and the
碌
PD4382362 is a 262,144-word by 36-bit synchronous static RAM fabricated with advanced CMOS
technology using N-channel four-transistor memory cell.
The
碌
PD4382162,
碌
PD4382182,
碌
PD4382322 and
碌
PD4382362 integrates unique synchronous peripheral circuitry, 2-
bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single
clock input (CLK).
The
碌
PD4382162,
碌
PD4382182,
碌
PD4382322 and
碌
PD4382362 are suitable for applications which require synchronous
operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (鈥淪leep鈥?. In
the 鈥淪leep鈥?state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.
The
碌
PD4382162,
碌
PD4382182,
碌
PD4382322 and
碌
PD4382362 are packaged in 100-pin plastic LQFP with a 1.4 mm
package thickness for high density and low capacitive loading.
MOS INTEGRATED CIRCUIT
Features
鈥?/div>
3.3 V (Chip) / 3.3 V or 2.5 V (I/O) Supply
鈥?/div>
Synchronous operation
鈥?/div>
Internally self-timed write control
鈥?/div>
Burst read / write : Interleaved burst and linear burst sequence
鈥?/div>
Fully registered inputs and outputs for pipelined operation
鈥?/div>
Single-Cycle deselect timing
鈥?/div>
All registers triggered off positive clock edge
鈥?/div>
3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs
5
鈥?/div>
Fast clock access time :
3.8 ns (150 MHz), 4.0 ns (133 MHz) (
碌
PD4382322,
碌
PD4382362), 4.0 ns (133 MHz) (
碌
PD4382162,
碌
PD4382182)
鈥?/div>
Asynchronous output enable : /G
鈥?/div>
Burst sequence selectable : MODE
鈥?/div>
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
鈥?/div>
Separate byte write enable :
/BW1 - /BW4 (
碌
PD4382322,
碌
PD4382362), /BW1 - /BW2 (
碌
PD4382162,
碌
PD4382182), /BWE
Global write enable : /GW
鈥?/div>
Three chip enables for easy depth expansion
鈥?/div>
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. M14020EJ5V0DS00 (5th edition)
Date Published January 2000 NS CP(K)
Printed in Japan
The mark
5
shows major revised points.
漏
1999

UPD4382322GF-A67相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線(xiàn)人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線(xiàn)時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！