DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD432937
2M-BIT CMOS SYNCHRONOUS FAST SRAM
64K-WORD BY 36-BIT
PIPELINED OPERATION / HSTL INTERFACE
Description
The
碌
PD432937 is a 65,536-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology
using N-channel four-transistor memory cell.
The
碌
PD432937 integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as
SRAM core. All input registers are controlled by a positive edge of the single clock input (K).
The
碌
PD432937 is suitable for applications which require synchronous operation, high speed, low voltage, high
density and wide bit configuration, such as cache and buffer memory.
The
碌
PD432937GF is packaged in 100-pin plastic LQFP for high density and low capacitive loading.
Features
鈥?/div>
3.3 V (Chip) / 1.6 V (I/O) Supply
鈥?/div>
Synchronous operation
鈥?/div>
Internally self-timed write control
鈥?/div>
Burst read / write : Interleaved burst sequence
鈥?/div>
Fully registered inputs and outputs for 4-1-1-1 pipelined burst operation
鈥?/div>
All registers triggered off positive clock edge
鈥?/div>
Three chip enables for easy depth expansion
鈥?/div>
Common I/O using three state outputs
鈥?/div>
Internally controlled burst advance
鈥?/div>
Free running active high and active low echo clock outputs
鈥?/div>
AND tree testability
鈥?/div>
Power down mode :
ZZ pin used to place SRAM in power down mode. Stop clock method for power down mode.
Part number
Class
Clock
frequency
MHz
Maximum supply current
Active
mA
420
400
Standby
mA
60
Supply voltage
Chip
V
3.3
鹵
0.2
I/O
V
1.6 + 0.1/
鈭?/div>
0.15
鈥?/div>
碌
PD432937
A28
A29
A31
A33
A36
A40
360
350
325
300
275
250
350
50
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. M14018EJ3V0DS00 (3rd edition)
Date Published January 2000 NS CP(K)
Printed in Japan
The mark
5
shows major revised points.
漏
1999
next
UPD432937GF-A28相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
ETC
-
英文版
ETC
-
英文版
ETC
-
英文版
ETC
-
英文版
ETC
-
英文版
2,048 x 8-BIT STATIC CMOS RAM
-
英文版
ETC
-
英文版
ETC
-
英文版
UPD4016_NEC.pdf
-
英文版
ETC
-
英文版
ETC
-
英文版
8,192 x 8-BIT NMOS XRAM
NEC [NEC]
-
英文版
ETC
-
英文版
x8 SRAM
ETC
-
英文版
x8 SRAM
ETC
-
英文版
INCREMENTAL ENCODER 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CI...
-
英文版
INCREMENTAL ENCODER 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CI...
NEC [NEC]
-
英文版
EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
-
英文版
EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
NEC [NEC]
-
英文版
RS-232 LINE DRIVER/RECEIVER AT 3.3 V/5 V