音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD16732AN Datasheet

  • UPD16732AN

  • 384-OUTPUT TFT-LCD SOURCE DRIVER COMPATIBLE WITH 64-GRAY SCA...

  • 24頁

  • NEC   NEC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DATA SHEET
PD16732A, 16732B
384-OUTPUT TFT-LCD SOURCE DRIVER
(COMPATIBLE WITH 64-GRAY SCALES)
MOS INTEGRATED CIRCUIT
DESCRIPTION
The
PD16732A, 16732B are a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales.
Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of
260,000 colors by output of 64 values
-corrected by an internal D/A converter and 5-by-2 external power modules.
Because the output dynamic range is as large as V
SS2
+ 0.1 V to V
DD2
鈥?0.1 V, level inversion operation of the LCD鈥檚
common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and
column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter
circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity.
Assuring a maximum clock frequency of 65 MHz when driving at 3.0 V, 45 MHz when driving at 2.3 V, this driver is
applicable to XGA-standard TFT-LCD panels and SXGA TFT-LCD panels by input display signal 2 systems (Clock
divide).
FEATURES
鈥?CMOS level input (2.3 V to 3.6 V)
鈥?384 Outputs
鈥?Input of 6 bits (gradation data) by 6 dots
鈥?/div>
Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and
a D/A converter (R-DAC)
鈥?High-speed data transfer: f
MAX.
= 65 MHz (internal data transfer speed when operating at V
DD1
=
3.0 V)
鈥?Output dynamic range V
SS2
+ 0.1 V to V
DD2
鈥?0.1 V
鈥?Apply for dot-line inversion, n-line inversion and column line inversion
鈥?Output Voltage polarity inversion function (POL)
鈥?Display data inversion function (POL2)
鈥?Low power control function (LPC)
鈥?Logic power supply voltage (V
DD1
) : 2.3 V to 3.6 V
鈥?Driver power supply voltage (V
DD2
) : 8.5
0.5 V
鈥?/div>
Different point between
PD16732A, 16732B : The ladder resistors value(Refer to
5. RELATIONSHIP
BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE)
ORDERING INFORMATION
Part Number
Package
TCP (TAB package)
TCP (TAB package)
PD16732AN-脳脳脳
PD16732BN-脳脳脳
Remark
The TCP鈥檚 external shape is customized.
salesperson.
To order the required shape, please contact an NEC
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. S13972EJ3V0DS00 (3rd edition)
Date Published August 1999 NS CP(K)
Printed in Japan
The mark
5
shows major revised points.
1999

UPD16732AN相關(guān)型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!