鈥?/div>
On-chip output transistor safe operation area protection
PIN CONFIGURATION (Marking Side)
4
1: INPUT
2: GND
3: OUTPUT
4: GND (Fin)
1
2
3
BLOCK DIAGRAM
INPUT
Reference voltage
circuit
Startup circuit
Thermal shut down
Saturation protection
Error
Amp.
Drive circuit
Safe operation
area protection
OUTPUT
Overcurrent
protection
GND
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. G14983EJ3V0DS00 (3rd edition)
Date Published May 2001 NS CP(K)
Printed in Japan
The mark
#
shows major revised points.
漏
2000,2001