音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

TSPC860XRVZQU66D Datasheet

  • TSPC860XRVZQU66D

  • Integrated Communication Processor

  • 93頁(yè)

  • ATMEL   ATMEL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Features
鈥?/div>
PowerPC
Single Issue Integer Core
鈥?/div>
Precise Exception Model
鈥?/div>
Extensive System Development Support
鈥?On-chip Watchpoints and Breakpoints
鈥?Program Flow Tracking
鈥?On-chip Emulation (Once) Development Interface
High Performance (Dhrystone 2.1: 52 MIPS at 50 MHz, 3.3V, 1.3 Watts Total Power)
Low Power (< 241 mW at 25 MHz, 2.4V Internal, 3.3V I/O-core, Caches, MMUs, I/O)
MPC8XX PowerPC System Interface, Including a Periodic Interrupt Timer, a Bus
Monitor, and Real-time Clocks
Single Issue, 32-bit Version of the Embedded PowerPC Core (Fully Compatible with
Book 1 of the PowerPC Architecture Definition) with 32 脳 32-bit Fixed Point Registers
鈥?Embedded PowerPC Performs Branch Folding, Branch Prediction with
Conditional Prefetch, without Conditional Execution
鈥?4-Kbyte Data Cache and 4-Kbyte Instruction Cache, Each with an MMU
鈥?Instruction and Data Caches are Two-way, Set Associative, Physical Address,
4 Word Line Burst, Least Recently Used (LRU) Replacement, Lockable On-line
Granularity
鈥?MMUs with 32 Entry TLB, Fully Associative Instruction and Data TLBs
鈥?MMUs Support Multiple Page Sizes of 4 KB, 16 KB, 256 KB, 512 KB and 8 MB;
16 Virtual Address Spaces and 8 Protection Groups
鈥?Advanced On-chip Emulation Debug Mode
Up to 32-bit Data Bus (Dynamic Bus Sizing for 8- and 16-bit)
32 Address Lines
Fully Static Design
V
CC
= +3.3V 鹵 5%
f
max
= 66 MHz
Military Temperature Range: -55擄C < T
C
< +125擄C
P
D
= 0.75 W Typical at 66 MHz
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Integrated
Communication
Processor
TSPC860
Preliminary
Specification
尾-site
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Description
The TSPC860 PowerPC QUad Integrated Communication Controller (Power QUICC
)
is a versatile one-chip integrated microprocessor and peripheral combination that can
be used in a variety of controller applications. It particularly excels in communications
and networking systems. The Power QUICC (pronounced 鈥渜uick鈥? can be described
as a PowerPC-based derivative of the TS68EN360 (QUICC
鈩?/div>
).
The CPU on the TSPC860 is a 32-bit PowerPC implementation that incorporates
memory management units (MMUs) and instruction and data caches. The communi-
cations processor module (CPM) of the TS68EN360 QUICC has been enhanced with
the addition of a Two-wire Interface (TWI) compatible with protocols such as I
2
C. Mod-
erate to high digital signal processing (DSP) functionality has been added to the CPM.
The memory controller has been enhanced, enabling the TSPC860 to support any
type of memory, including high performance memories and newer dynamic random
access memories (DRAMs). Overall system functionality is completed with the addi-
tion of a PCMCIA socket controller supporting up to two sockets and a real-time clock.
PBGA 357
ZQ suffix
Rev. 2129B鈥揌IREL鈥?2/04

TSPC860XRVZQU66D相關(guān)型號(hào)PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見,您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!