音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

TPIC6A259NE Datasheet

  • TPIC6A259NE

  • POWER LOGIC 8-BIT ADDRESSABLE LATCH

  • 11頁

  • TI

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

TPIC6A259
POWER LOGIC 8-BIT ADDRESSABLE LATCH
SLIS004B 鈥?APRIL 1993 鈥?REVISED SEPTEMBER 1995
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Low r
DS(on)
. . . 1
鈩?/div>
Typ
Output Short-Circuit Protection
Avalanche Energy . . . 75 mJ
Eight 350-mA DMOS Outputs
50-V Switching Capability
Four Distinct Function Modes
Low Power Consumption
NE PACKAGE
(TOP VIEW)
description
This power logic 8-bit addressable latch controls
open-drain DMOS-transistor outputs and is
designed for general-purpose storage appli-
cations in digital systems. Specific uses include
working registers, serial-holding registers, and
decoders or demultiplexers. This is a multi-
functional device capable of operating as eight
addressable latches or an 8-line demultiplexer
with active-low DMOS outputs. Each open-drain
DMOS transistor features an independent
chopping current-limiting circuit to prevent
damage in the case of a short circuit.
Four distinct modes of operation are selectable by
controlling the clear (CLR) and enable (G) inputs
as enumerated in the function table. In the
addressable-latch mode, data at the data-in (D)
terminal is written into the addressed latch. The
addressed DMOS-transistor output inverts the
data input with all unaddressed DMOS-transistor
outputs remaining in their previous states. In the
memory mode, all DMOS-transistor outputs
remain in their previous states and are unaffected
by the data or address inputs. To eliminate the
possibility of entering erroneous data in the latch,
enable G should be held high (inactive) while the
address lines are changing. In the 8-line
demultiplexing mode, the addressed output is
inverted with respect to the D input and all other
outputs are high. In the clear mode, all outputs are
high and unaffected by the address and data
inputs.
Separate power ground (PGND) and logic ground
(LGND) terminals are provided to facilitate
maximum system flexibility. All PGND terminals
are internally connected, and each PGND
terminal must be externally connected to the
power system ground in order to minimize
parasitic impedance. A single-point connection
between LGND and PGND must be made
externally in a manner that reduces crosstalk
between the logic and load circuits.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
DRAIN2
DRAIN3
S1
LGND
PGND
PGND
S2
G
DRAIN4
DRAIN5
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
DRAIN1
DRAIN0
S0
V
CC
PGND
PGND
CLR
D
DRAIN7
DRAIN6
DW PACKAGE
(TOP VIEW)
DRAIN2
DRAIN3
S1
LGND
PGND
PGND
PGND
PGND
S2
G
DRAIN4
DRAIN5
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
DRAIN1
DRAIN0
S0
V
CC
PGND
PGND
PGND
PGND
CLR
D
DRAIN7
DRAIN6
FUNCTION TABLE
INPUTS
CLR
H
H
H
L
L
L
G D
L H
L L
H X
L
L
H
H
L
X
OUTPUT OF
ADDRESSED
DRAIN
L
H
Qio
L
H
H
EACH
OTHER
DRAIN
Qio
Qio
Qio
H
H
H
FUNCTION
Addressable
Latch
Memory
8-Line
Demultiplexer
Clear
LATCH SELECTION TABLE
SELECT INPUTS
S2 S1
S0
L
L
L
L
L
H
L
H
L
L
H
H
H
L
L
H
L
H
H
H
L
H
H
H
DRAIN
ADDRESSED
0
1
2
3
4
5
6
7
Copyright
漏
1995, Texas Instruments Incorporated
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
1

TPIC6A259NE 產(chǎn)品屬性

  • 20

  • 集成電路 (IC)

  • 邏輯 - 鎖銷

  • TPIC

  • D 型，可尋址

  • 1:8

  • DMOS

  • 4.5 V ~ 5.5 V

  • 1

  • 30ns

  • -

  • -40°C ~ 125°C

  • 通孔

  • 20-DIP（0.300"，7.62mm）

  • 20-PDIP

  • 管件

  • 296-9005-5

TPIC6A259NE相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！