音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

TNETE2004PAC Datasheet

  • TNETE2004PAC

  • MDIO-MANAGED QuadPHY FOUR 10BASE-T PHYSICAL-LAYER INTERFACES

  • 721.73KB

  • 46頁(yè)

  • TI

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

TNETE2004
MDIO-MANAGED QuadPHY
FOUR 10BASE-T PHYSICAL-LAYER INTERFACES
SPWS023D 鈥?OCTOBER 1996 鈥?REVISED OCTOBER 1997
D
D
D
D
D
D
D
D
Single-Chip Multi-PHY Solution:
鈥?Four 10BASE-T Physical-Layer (PHY)
Interfaces in One Package Minimizing
PCB Footprint for Internetworking
Applications
Each PHY is Half-Duplex and Full-Duplex
Compliant
鈥?Full-Duplex: Independent Transmit and
Receive Channels for Operation at
20-Mbit/s Aggregate
Compliant With IEEE Std 802.3 10BASE-T
Specification
Management Data Input/Output (MDIO)
Serial Compliant With IEEE Std 802.3
Media-Independent Interface (MII)
Integrated Filters on Both Receive and
Transmit Circuits
鈥?No External Filters Are Required
鈥?Meets IEEE Std 802.3 (Section 14.3)
Electrical Requirements
Implements IEEE Std 802.3u
Auto-Negotiation to Establish the Highest
Common Protocol
DSP-Based Digital Phase-Locked Loop
(PLL)
Interrupt Feature on MDIO
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
Loopback Mode for Test Operations
Integrated Manchester Encoding/Decoding
Receive-Clock Regeneration for All Input
Channels
Smart Squelch
Transmit Pulse Shaping
Collision Detection
Jabber Detection
Link-Pulse Detection
Auto-Polarity Control
Simple Connection for LED Status
Indicators
Sufficient Current Drive to Directly Connect
LED Status Indicators
CMOS Technology Enables Low Power
Consumption
Power-Down Mode
IEEE Std 1149.1 (JTAG)
鈥?/div>
Test-Access Port
(TAP)
Each Serial Network Interface (SNI) Signal
Is User Programmable
Package Options Include 120-Pin Plastic
Quad Flat Package (PBE) and 128-Pin
Plastic Quad Flat Package (PAC)
description
The TNETE2004 QuadPHY interface device is a single-chip, multi-PHY (four 10BASE-T devices),
high-performance solution for designers of 10BASE-T networking systems. The highly integrated TNETE2004
includes a user-programmable SNI signal for each PHY. Each PHY interface on the device provides Manchester
encoding/decoding of data via unshielded twisted-pair (UTP) balanced cable through simple isolation
transformers requiring no external filtering. Additional TNETE2004 features are smart squelch, jabber
detection, auto-polarity correction, transmission wave shaping, and anti-alias filtering capabilities. Each PHY
interface on the TNETE2004 is individually addressable within the TNETE2004 via the MDIO.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
鈥?IEEE Std 1149.1-1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
漏
1997, Texas Instruments Incorporated
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
1

TNETE2004PAC相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    SONET STS-1 Overhead Terminator(SONET STS-1附加終端)
    Texas Instruments
  • 英文版
    155.52-MBIT/S SONET/SDH ATM Receiver/Transmitter(155.52-MBIT...
    Texas Instruments
  • 英文版
    155.52-MHz Clock-Generation Device(155.52-MHz時(shí)鐘發(fā)生裝置)
    Texas Instruments
  • 英文版
    155.52-MHz Clock-Generation Device(155.52-MHz時(shí)鐘發(fā)生裝置)
    Texas Instruments
  • 英文版
    Dual Differential PSEUDO-ECL to ECL Transistors and Dual Dif...
    Texas Instruments
  • 英文版
    155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時(shí)鐘恢復(fù)裝...
    Texas Instruments
  • 英文版
    155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時(shí)鐘恢復(fù)裝...
    Texas Instruments
  • 英文版
    ATM Segmentation and Reassembly Device with SBUS Host Interf...
    Texas Instruments
  • 英文版
    ATM Segmentation and Reassembly Device with PCI Host Interfa...
    Texas Instruments
  • 英文版
    ATM Segmentation and Reassembly Device with Integrated PCI H...
    Texas Instruments
  • 英文版
    ATM Segmentation and Reassembly Device with PCI Host and Cop...
    Texas Instruments
  • 英文版
    ATM Segmentation and Reassembly Device with Receive UTOPIA a...
    Texas Instruments
  • 英文版
    Telecommunication IC
  • 英文版
    STS-12c/STM-4 Receiver/Transmitter with Clock Recovery/Gener...
    Texas Instruments
  • 英文版
    STS-12c/STM-4 Receiver/Transimitter(STS-12C/STM-4接收/傳送器...
    Texas Instruments
  • 英文版
    622.08-MHz Clock-Recovery Device(622.08-MHz時(shí)鐘恢復(fù)裝置)
    Texas Instruments
  • 英文版
    622.08-MHz Clock-Recovery Device(622.08-MHz時(shí)鐘發(fā)生裝置)
    Texas Instruments
  • 英文版
    MDIO-MANAGED QuadPHY FOUR 10BASE-T PHYSICAL-LAYER INTERFACES
    TI
  • 英文版
    MDIO-MANAGED QuadPHY FOUR 10BASE-T PHYSICAL-LAYER INTERFACES
    TI [Texas ...
  • 英文版
    10BASE-T/100BASE-TX/100BASE-FX LOW-POWER PHYSICAL-LAYER INTE...
    Texas Instruments

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！