音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

TC59LM806CFT-60 Datasheet

  • TC59LM806CFT-60

  • 4,194,304 / 8,388,608-WORDS x 4 BANKS x 16 / 8-BITS Network ...

  • 38頁

  • TOSHIBA

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

TC59LM814/06CFT-50,-55,-60
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
4,194,304-WORDS
脳
4 BANKS
脳
16-BITS Network FCRAM
TM
8,388,608-WORDS
脳
4 BANKS
脳
8-BITS Network FCRAM
DESCRIPTION
TM
Network FCRAM
TM
is Double Data Rate Fast Cycle Random Access Memory. TC59LM814/06CFT are Network
FCRAM
TM
containing 268,435,456 memory cells. TC59LM814CFT is organized as 4,194,304-words
脳
4 banks s脳 16
bits, TC59LM806CFT is organized as 8,388,608 words
脳
4 banks
脳
8 bits. TC59LM814/06CFT feature a fully
synchronous operation referenced to clock edge whereby all operations are synchronized at a clock input which
enables high performance and simple user interface coexistence. TC59LM814/06CFT can operate fast core cycle
using the FCRAM
TM
core architecture compared with regular DDR SDRAM.
TC59LM814/06CFT is suitable for Network, Server and other applications where large memory density and low
power consumption are required. The Output Driver for Network FCRAM
TM
is capable of high quality fast data
transfer under light loading condition.
FEATURES
PARAMETER
CL
=
3
CL
=
4
t
RC
Random Read/Write Cycle Time (min)
t
RAC
Random Access Time (max)
I
DD1S
Operating Current (single bank) (max)
l
DD2P
Power Down Current (max)
l
DD6
Self-Refresh Current (max)
t
CK
Clock Cycle Time (min)
-50
5.5 ns
5 ns
25 ns
22 ns
190 mA
2 mA
3 mA
TC59LM814/06
-55
6 ns
5.5 ns
27.5 ns
24 ns
180 mA
2 mA
3 mA
-60
6.5 ns
6 ns
30 ns
26 ns
170 mA
2 mA
3 mA
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Fully Synchronous Operation
鈥?/div>
Double Data Rate (DDR)
Data input/output are synchronized with both edges of DQS.
鈥?/div>
Differential Clock (CLK and CLK ) inputs
CS , FN and all address input signals are sampled on the positive edge of CLK.
Output data (DQs and DQS) is aligned to the crossings of CLK and CLK .
Fast clock cycle time of 5 ns minimum
Clock: 200 MHz maximum
Data: 400 Mbps/pin maximum
Quad Independent Banks operation
Fast cycle and Short Latency
Bidirectional Data Strobe Signal
Distributed Auto-Refresh cycle in 7.8
碌s
Self-Refresh
Power Down Mode
Variable Write Length Control
Write Latency
=
CAS Latency-1
Programable CAS Latency and Burst Length
CAS Latency
=
3, 4
Burst Length
=
2, 4
Organization
TC59LM814CFT: 4,194,304 words
脳
4 banks
脳
16 bits
TC59LM806CFT: 8,388,608 words
脳
4 banks
脳
8 bits
Power Supply Voltage V
DD
:
2.5 V
鹵
0.15 V
V
DDQ
: 2.5 V
鹵
0.15 V
2.5 V CMOS I/O comply with SSTL-2 (half strength driver)
Package:
400
脳
875 mil, 66 pin TSOPII, 0.65 mm pin pitch (TSOPII66-P-400-0.65)
Notice: FCRAM is a trademark of Fujitsu Limited, Japan.
2002-08-19
1/38

TC59LM806CFT-60相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！