5V/3.3V PROGRAMMABLE
FREQUENCY SYNTHESIZER
(50MHz to 950MHz)
FEATURES
s
5V and 3.3V power supply options
s
50MHz to 950MHz differential PECL outputs
s
鹵25ps
peak-to-peak output jitter
s
Minimal frequency over-shoot
s
Synthesized architecture
s
Serial 3 wire interface
s
Parallel interface for power-on
s
Internal quartz reference oscillator driven by quartz
crystal
s
External loop filter optimizes performance/cost
s
Applications note (AN-07) for ease of design-ins
s
Available in 28-pin PLCC and SOIC packages
ClockWorks鈩?/div>
SY89430V
DESCRIPTION
The SY89430V is a general purpose, synthesized clock
source targeting applications that require both serial and
parallel interfaces. Its internal VCO will operate over a
range of frequencies from 400MHz to 950MHz. The
differential PECL output can be configured to be the VCO
frequency divided by 1, 2, 4 or 8. With the output configured
to divide the VCO frequency by 2, and with a 16MHz
external quartz crystal used to provide the reference
frequency, the output frequency can be specified in 1MHz
steps.
PIN CONFIGURATION
GND (TTL)
V
CC
(TTL)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
V
CC_OUT
M[0]
M[1]
M[2]
P
_LOAD
V
CC1
XTAL
2
XTAL
1
LOOP
_REF
LOOP
_FILTER
V
CC_QUIET
S
_LOAD
S
_DATA
S
_CLOCK
V
CC_OUT
FOUT
FOUT
GND
FOUT
FOUT
GND
25 24 23 22 21 20 19
TEST
S
_CLOCK
S
_DATA
S
_LOAD
V
CC_QUIET
LOOP
_FILTER
LOOP_
REF
XTAL1
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
N[1]
N[0]
M[8]
M[7]
M[6]
M[5]
M[4]
M[3]
M[4]
M[5]
M[6]
M[7]
M[8]
PLCC
TOP VIEW
16
15
14
13
12
TOP VIEW
SOIC
Z28-1
22
21
20
19
18
17
16
15
P
_LOAD
M[0]
M[1]
M[2]
XTAL2
V
CC1
M[3]
N[0]
N[1]
GND (TTL)
TEST
APPLICATIONS
s
s
s
s
s
s
s
s
Workstations
Advanced communications
High end consumer
High-performance computing
RISC CPU clock
Graphics pixel clock
Test equipment
Other high-performance processor-based
applications
V
CC
(TTL)
Rev.: E
Amendment: /0
1
Issue Date: May 2000
next