SY89200U
Ultra-Precision 1:8 LVDS Fanout Buffer
with Three 梅1/梅2/梅4 Clock Divider
Output Banks
General Description
The SY89200U is a 2.5V precision, high-speed, integrated
clock divider and LVDS fanout buffer capable of handling
clocks up to 1.5GHz. Optimized for communications
applications, the three independently controlled output
banks are phase matched and can be configured for pass
through (梅1), 梅2 or 梅4 divider ratios.
The differential input includes Micrel鈥檚 unique, 3-pin input
termination architecture that allows the user to interface to
any differential signal path. The low-skew, low-jitter
outputs are LVDS-compatible with extremely fast rise/fall
times guaranteed to be less than 150ps.
The EN (enable) input guarantees that the 梅1, 梅2 and 梅4
outputs will start from the same state without any runt
pulse after an asynchronous master rest (MR) is asserted.
This is accomplished by enabling the outputs after a four-
clock delay to allow the counters to synchronize.
The SY89200U is part of Micrel鈥檚 Precision Edge
廬
product
family.
Datasheets and support documentation can be found on
Micrel鈥檚 web site at:
www.micrel.com.
Precision Edge
廬
Features
鈥?/div>
Three low-skew LVDS output banks with programmable
梅1, 梅2 and 梅4 divider options
鈥?/div>
Three independently programmable output banks
鈥?/div>
Guaranteed AC performance over temperature and
voltage:
鈥?Accepts a clock frequency up to 1.5GHz
鈥?<900ps IN-to-OUT propagation delay
鈥?<150ps rise/fall time
鈥?<50ps bank-to-bank phase offset
鈥?/div>
Ultra-low jitter design:
鈥?<1ps
RMS
random jitter
鈥?<10ps
PP
total jitter (clock)
鈥?/div>
Patent-pending input termination and VT pin accepts
DC- and AC-coupled inputs (CML, PECL, LVDS)
鈥?/div>
LVDS-compatible outputs
鈥?/div>
CMOS/TTL-compatible output enable (EN) and divider
select control
鈥?/div>
2.5V 鹵5% power supply
鈥?/div>
鈥?0擄C to +85擄C temperature range
鈥?/div>
Available in 32-pin (5mm x 5mm) MLF
廬
package
Functional Block Diagram
Applications
鈥?/div>
All SONET/SD applications
鈥?/div>
All Fibre Channel applications
鈥?/div>
All Gigabit Ethernet applications
Precision Edge is a registered trademark of Micrel, Inc
MLF and MicroLeadFrame are registered trademark of Amkor Technology.
Micrel Inc. 鈥?2180 Fortune Drive 鈥?San Jose, CA 95131 鈥?USA 鈥?tel +1 (
408
) 944-0800 鈥?fax + 1 (408) 474-1000 鈥?http://www.micrel.com
March 2007
M9999-030707-D
hbwhelp@micrel.com
or (408) 955-1690
SY89200UMI相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
3.3V / 5V 2.5 GHZ PECL/ECL DIFFERENTIAL RECEIVER/BUFFER
-
英文版
3.3V / 5V 2.5 GHZ PECL/ECL DIFFERENTIAL RECEIVER/BUFFER
MICREL [Mi...
-
英文版
5V/3.3V DUAL PHASE LOCKED LOOP
-
英文版
5V/3.3V DUAL PHASE LOCKED LOOP
MICREL [Mi...
-
英文版
Frequency Synthesizer - Datasheet Reference
-
英文版
DUAL SONET OC-12 CLOCK SYNTHESIZER
-
英文版
DUAL SONET OC-12 CLOCK SYNTHESIZER
MICREL [Mi...
-
英文版
SONET OC-12/OC-3 CLOCK SYNTHESIZER
-
英文版
SONET OC-12/OC-3 CLOCK SYNTHESIZER
MICREL [Mi...
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER 25MHz to 400MHz
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER 25MHz to 400MHz
MICREL [Mi...
-
英文版
PROGRAMMABLE FREQUENCY SYNTHESIZER 25MHz to 400MHz
MICREL [Mi...
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz)
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz)
MICREL [Mi...
-
英文版
3.3V 1:9 HIGH-PERFORMANCE, LOW-VOLTAGE BUS CLOCK DRIVER
-
英文版
3.3V 1:9 HIGH-PERFORMANCE, LOW-VOLTAGE BUS CLOCK DRIVER
MICREL [Mi...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
MICREL [Mi...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
MICREL [Mi...
MICREL
1
2
3
4
5
6
7
8
9
10
11
