ECL Pro鈩?/div>
DESCRIPTION
The SY10EP31V is a D flip-flop with set and reset.
The device is pin and functionally equivalent to the EL31
and LVEL31 devices. With AC performance much faster
than the EL31 and LVEL31 devices, the EP31V is ideal
for applications requiring the fastest AC performance
available. Both SET and RESET inputs are asynchronous,
level triggered signals. Data enters the master portion of
the flip-flop when CLK is low and is transferred to the
slave, and thus the outputs, upon a positive transition of
the CLK.
PIN CONFIGURATION/BLOCK DIAGRAM
SET 1
S
8 VCC
D
D 2
CLK 3
RESET 4
Flip
Flop
R
7 Q
6 /Q
5 VEE
PIN NAMES
Pin
Function
ECL Clock Inputs
ECL Asynchronous Reset
ECL Asynchronous Set
ECL Data Input with Internal 75k鈩?Pull-Down
Resistor, Default State is LOW.
ECL Data Outputs
Positive Supply
Negative, 0 Supply
8-Pin MSOP and SOIC Packages
CLK
RESET
SET
D
Q, /Q
V
CC
V
EE
TRUTH TABLE
D
L
H
X
X
X
SET
L
L
H
L
H
RESET
L
L
L
H
H
CLK
Z
Z
X
X
X
Q
L
H
H
L
UNDEF
Z = LOW to HIGH Transition
ECL Pro is a trademark of Micrel, Inc.
Rev.: C
Amendment: /0
1
Issue Date: March 2003