音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

SY10E337JCTR Datasheet

  • SY10E337JCTR

  • 3-BIT SCANNABLE

  • 4頁(yè)

  • MICREL   MICREL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

3-BIT SCANNABLE
REGISTERED BUS
TRANSCEIVER
FEATURES
s
1500ps max. clock to bus (data transmit)
s
1000ps max. clock to Q (data receive)
s
Extended 100E V
EE
range of 鈥?.2V to 鈥?.5V
s
25
鈩?/div>
cutoff bus outputs
s
50
鈩?/div>
receiver outputs
s
Scannable implementation of E336
s
Synchronous and asynchronous bus enables
s
Non-inverting data path
s
Bus outputs feature internal edge slow-down
capacitors
s
Additional package ground pins
s
Fully compatible with industry standard 10KH,
100K ECL levels
s
Internal 75K
鈩?/div>
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E337
s
Available in 28-pin PLCC package
SY10E337
SY100E337
DESCRIPTION
The SY10/100E337 are 3-bit registered bus transceivers
with scan designed for use in new, high- performance ECL
systems. The bus outputs (BUS
0
鈥揃US
2
) are designed to
drive a 25鈩?bus; the receive outputs (Q
0
鈥換
2
) are designed
for 50鈩? The bus outputs feature a normal logic HIGH level
(V
OH
) and a cutoff LOW level of 鈥?.0V and the output
emitter-follower is 鈥渙ff鈥? presenting a high impedance to the
bus. The bus outputs also feature edge slow-down
capacitors.
Both drive and receive sides feature the same logic,
including a loopback path to hold data. The LOAD/HOLD
function is controlled by Transmit Enable (TEN) and Receive
Enable (REN) on the transmit and receive sides,
respectively, with a HIGH selecting LOAD. The
implementation of the E337 Receive Enable differs from
that of the E336.
A synchronous bus enable (SBUSEN) is provided for
normal, non-scan operation. The asynchronous bus disable
(ABUSDIS) disables the bus for scan mode.
The SYNCEN input allows either synchronous or
asynchronous re-enabling after disabling with ABUSDIS.
An alternative use is asynchronous-only operation with
ABUSDIS, in which case SYNCEN is tied LOW. SYNCEN
is implemented as an overriding SET control to the enable
flip-flop.
Scan mode is selected by a logic HIGH at the SCAN
input. Scan input data is shifted in through S-IN, and output
data appears at the Q
2
output.
All registers are clocked on the rising edge of CLK.
Additional lead-frame grounding is provided through the
ground pins (GND) which should be connected to 0V. The
GND pins are not electrically connected to the chip.
PIN CONFIGURATION
A
0
ABUSDIS
SBUSEN
SYNCEN
V
CCO
25 24 23 22 21 20 19
SCAN
S-IN
TEN
V
EE
REN
CLK
A
1
B
0
Q
0
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
TOP VIEW
PLCC
J28-1
16
15
14
13
12
GND
BUS
0
V
CC
Q
1
V
CCO
BUS
1
GND
PIN NAMES
Pin
A
0
鈥揂
2
B
0
鈥揃
2
S-IN
TEN, REN
SCAN
ABUSDIS
SBUSEN
SYNCEN
CLK
BUS
0
鈥揃US
2
Q
0
鈥換
2
V
CCO
1
Function
Data Inputs A
Data Inputs B
Serial (Scan) Data Input
LOAD/HOLD Controls
Scan Control
Asynchronous Bus Disable
Synchronous Bus Enable
Synchronous Enable Control
Clock
25鈩?Cutoff BUS Outputs
Receive Data Outputs (Q
2
serves as
SCAN_OUT in scan mode)
V
CC
to Output
Rev.: C
Amendment: /2
Issue Date: February, 1998
BUS
2
V
CCO
GND
Q
2
B
1
A
2
B
2

SY10E337JCTR相關(guān)型號(hào)PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見,您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!