500ps max. propagation delay
鈩?/div>
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E122
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E122 are 9-bit buffers designed for use in
new, high-performance ECL systems. The E122 provides
nine non-inverting buffers.
BLOCK DIAGRAM
PIN CONFIGURATION
V
CCO
19
18
17
NC
NC
NC
22
NC
21
Q
0
25
D
8
D
0
24
23
20
D
1
Q
1
D
7
D
6
D
5
Q
8
26
27
28
1
2
3
4
5
6
7
8
9
10
11
Q
7
Q
6
V
CC
Q
5
Q
4
V
CCO
Q
3
D
2
Q
2
V
EE
D
4
D
3
D
2
PLCC
TOP VIEW
J28-1
16
15
14
13
12
D
3
Q
3
D
0
NC
Q
0
Q
1
D
5
Q
5
D
6
Q
6
D
7
Q
7
D
8
Q
8
PIN NAMES
Pin
D
0
-D
8
Q
0
-Q
8
V
CCO
Data Inputs
Data Outputs
V
CC
to Output
Function
V
CCO
Q
2
Rev.: D
D
1
D
4
Q
4
Amendment: /2
1
Issue Date: May, 1998