QUAD 4-INPUT
OR/NOR GATE
FEATURES
s
500ps max. propagation delay
s
Extended 100E V
EE
range of 鈥?.2V to 鈥?.5V
s
True and complementary outputs
s
Fully compatible with industry standard 10KH,
100K I/O levels
s
Internal 75K
鈩?/div>
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E101
s
Available in 28-pin PLCC package
SY10E101
SY100E101
DESCRIPTION
The SY10/100E101 are quad 4-input OR/NOR gates
designed for use in new, high-performance ECL systems.
The E101 features both true and complementary outputs.
BLOCK DIAGRAM
D
0a
D
0b
D
0c
D
0d
D
1a
D
1b
D
1c
D
1d
D
2a
D
2b
D
2c
D
2d
D
3a
D
3b
D
3c
D
3d
Q
3
Q
3
Q
2
Q
2
Q
1
Q
1
Q
0
Q
0
PIN CONFIGURATION
V
CCO
Q
3
Q
3
D
3a
25 24 23 22 21 20 19
D
2d
D
2c
D
2b
V
EE
D
2a
D
1d
D
1c
D
3b
D
3c
D
3d
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
Q
2
Q
2
V
CC
Q
1
Q
1
Q
0
Q
0
PLCC
TOP VIEW
J28-1
16
15
14
13
12
D
1a
D
0c
D
0b
D
0a
PIN NAMES
Pin
D
na
, D
nb
, D
nc
, D
nd
Q
0
-Q
3
Q
0
-Q
3
V
CCO
Data Inputs
True Outputs
Inverting Outputs
V
CC
to Output
Function
V
CCO
Rev.: D
D
0d
D
1b
Amendment: /2
1
Issue Date: May, 1998
next