Max. propagation delay of 700ps
min. of 鈥?5mA
鈩?/div>
input pull-down resistors
s
70% faster than Fairchild 300K at lower power
s
Function and pinout compatible with Fairchild F100K
s
Available in 24-pin CERPACK and 28-pin PLCC
packages
DESCRIPTION
The SY100S322 is an ultra-fast buffer designed for use
in high-performance ECL systems. The device provides
nine non-inverting buffers with single-ended outputs. The
inputs on the device have 75K鈩?pull-down resistors.
PIN CONFIGURATIONS
D
4
V
CCA
V
EES
O
4
O
5
O
6
4
Top View
PLCC
J28-1
3
2
1
28
27
26
D
5
D
6
D
7
V
EE
V
EES
V
CCA
12
13
14
15
16
17
18
11 10 9 8 7 6 5
O
7
O
8
V
CCA
V
CC
V
CC
O
9
O
1
BLOCK DIAGRAM
D
8
D
9
19 20 21 22 23 24 25
V
EES
V
CCA
O
3
D
1
O
2
D
2
D
3
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
O
1
O
2
O
3
O
4
O
5
O
6
O
7
O
8
O
9
V
CCA
V
EE
D
9
D
8
D
7
D
1
D
2
D
3
V
CCA
O
3
O
2
1
2
3
4
5
6
24 23 22 21 20 19
18
Top View
Flatpack
F24-1
17
16
15
14
D
6
D
5
D
4
V
CCA
O
4
O
5
O
6
13
7 8 9 10 11 12
O
1
O
9
V
CC
V
CCA
O
8
O
7
PIN NAMES
Pin
D
1
鈥?D
9
O
1
鈥?O
9
V
EES
V
CCA
Data Inputs
Data Outputs
V
EE
Substrate
V
CCO
for ECL Outputs
Function
Rev.: G
Amendment: /0
1
Issue Date: July, 1999