音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

SY100E446JCTR Datasheet

  • SY100E446JCTR

  • 4-BIT PARALLEL-TO-SERIAL CONVERTER

  • 8頁(yè)

  • MICREL   MICREL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

4-BIT PARALLEL-TO-SERIAL
CONVERTER
SY10E446
SY100E446
FEATURES
s
On-chip clock
梅
4 and
梅
8
s
Extended 100E V
EE
range of 鈥?.2V to 鈥?.5V
s
1.6Gb/s typical data rate capability
s
Differential clock and serial inputs
s
VBB output for single-ended use
s
Asynchronous data synchronization
s
Mode select to expand to 8 bits
s
Internal 75K
鈩?/div>
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E446
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E446 are integrated 4-bit parallel-to-
serial data converters. These devices are designed to
operate for NRZ data rates of up to a minimum of 1.3Gb/
s. The chips generate a divide-by-4 and a divide-by-8
clock for both 4-bit conversion and a two-chip 8-bit
conversion function. The conversion sequence was
chosen to convert the parallel data into a serial stream
from bit D
0
to D
3
. A serial input is provided to cascade
two E446 devices for 8-bit conversion applications.
The SYNC input will asynchronously reset the internal
clock circuitry. This pin allows the user to reset the internal
clock conversion unit and, thus, select the start of the
conversion process.
The MODE input is used to select the conversion mode
of the device. With the MODE input LOW (or open) the
device will function as a 4-bit converter. When the mode
input is driven HIGH, the internal load clock will change
on every eighth clock cycle, thus allowing for an 8-bit
conversion scheme using two E446s. When cascaded in
an 8-bit conversion scheme, the devices will not operate
at the 1.3Gb/s data rate of a single device. Refer to the
applications section of this data sheet for more information
on cascading the E446.
For lower data rate applications, a V
BB
reference
voltage is supplied for single-ended inputs. When
operating at clock rates above 500MHz, differential input
signals are recommended. For single-ended inputs, the
V
BB
pin is tied to the inverting differential input and
bypassed via a 0.01碌F capacitor. The V
BB
provides the
switching reference for the input differential amplifier. The
V
BB
can also be used to AC couple an input signal.
PIN CONFIGURATION
MODE
NC
NC
D
0
D
1
25 24 23 22 21 20 19
D
2
D
3
CLK
CLK
V
BB
V
EE
SIN
SIN
SYNC
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
TOP VIEW
PLCC
J28-1
16
15
14
13
12
NC
NC
V
CC
SOUT
SOUT
V
CCO
NC
V
CCO
CL/8
V
CCO
CL/4
CL/4
V
CCO
CL/8
PIN NAMES
Pin
SIN, SIN
D
0
鈥?D
3
SOUT, SOUT
CLK, CLK
CL/4, CL/4
CL/8, CL/8
MODE
SYNC
V
CCO
Function
Differential Serial Data Input
Parallel Data Input
Differential Serial Data Output
Differential Clock Input
Differential 4 Clock Output
Differential 8 Clock Output
Conversion Mode, 4-bit/8-bit
Conversion Synchronizing Input
V
CC
to Output
Rev.: C
Amendment: /1
1
Issue Date: February, 1998

SY100E446JCTR相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！