550ps max. D to output
775ps max. SEL to output
鈩?/div>
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E158
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E158 offer five 2:1 multiplexers with
differential outputs, designed for use in new, high-
performance ECL systems.
The multiplexer operation is controlled by the SEL (Select)
signal which selects one of the two bits of input data at each
mux to be passed through.
BLOCK DIAGRAM
D
0a
D
0b
MUX
SEL
PIN CONFIGURATION
D
3a
V
CCO
Q
4
V
CCO
D
4a
D
3b
Q
0
25 24 23 22 21 20 19
D
1a
D
1b
MUX
SEL
D
4b
Q
4
Q
0
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
Q
3
Q
3
V
CC
Q
2
Q
2
V
CCO
Q
1
Q
1
Q
1
D
2a
D
2b
MUX
SEL
Q
2
Q
2
D
2a
D
2b
V
EE
SEL
D
0a
D
0b
PLCC
TOP VIEW
J28-1
16
15
14
13
12
V
CCO
Q
0
D
3b
MUX
SEL
Q
3
Q
3
D
4a
MUX
D
4b
SEL
Q
4
Q
4
PIN NAMES
Pin
D
0a
鈥揇
4a
D
0b
鈥揇
4b
SEL
Q
0
鈥換
4
Q
0
鈥換
4
V
CCO
Function
Input Data a
Input Data b
Select Input
True Outputs
Inverted Outputs
V
CC
to Output
t
SEL
V
CCO
Q
1
Rev.: C
D
1a
D
1b
Q
0
D
3a
Amendment: /1
1
Issue Date: February, 1998