鈥?/div>
Configurable memory area size
to optimize
NAND usage for code and data storage
鈥?Built-in cache controller provides cache coher-
ence without host intervention
鈥?Configurable cache size for optimum perfor-
mance and RAM usage
鈥?Dynamic Paging for optimum memory usage and
Static Paging for minimum access latency
鈥?Built-in NAND controller provides Flash File
System (FFS) without host intervention
鈥?Standard PSRAM
鈥?Up to 8 MWord (128Mbit) of RAM for host
鈥?Memory-Mapped ATA (mATA) NAND Disk Area
鈥?Up to 2 Gbit of data storage for host
鈥?Standard ATA protocol with bus cycles decoded
on memory space
鈥?Built-in NAND controller performs NAND Disk
function
鈥?Fast Asynchronous Access Time
鈥?NOR: 50 ns
鈥?High-speed PNOR: 90 ns initial, 30 ns page access
鈥?PNOR: 150 ns initial, 55 ns page access
鈥?RAM: 130 ns initial, 55 ns page access
鈥?mATA: 70 ns
鈥?Read/Write Performance
鈥?NOR:
- Read: 40 MBytes/sec, Write: 200 KBytes/sec
鈥?High-speed PNOR (cache-hit):
- Read: 140 MBytes/sec, Write: 145 MBytes/sec
鈥?PNOR (cache-hit):
- Read:120 MBytes/sec, Write:130 MBytes/sec
鈥?RAM:
- Read:120 MBytes/sec, Write: 130 MBytes/sec
鈥?mATA:
- Read: 22 MBytes/sec, Write: 7 MBytes/sec
鈥?Protection and Security in NOR Area
鈥?Secure Boot capability
鈥?256 Word unique ID for enhanced security
鈥?32 KWord hardware bottom boot block protection
鈥?Two 32 KWord One Time Programmable (OTP)
protected areas
鈥?64-bit password protection
鈥?Superior NAND Flash Management
鈥?Superior data integrity through robust hardware ECC
- Corrects random bit errors for SLC and MLC
NAND
鈥?Built-in Microcontroller with intelligent firmware
- Flash File System in embedded SuperFlash
- Periodic Refresh to ensure NAND data integrity
- Wear-leveling to prolong product life
- Multi-tasking technology to boost NAND flash
performance
鈥?Efficient Power Management Unit
鈥?Immediate disabling of unused circuitry
鈥?Fast boot time from power-down
鈥?Low Power Consumption
鈥?Active Mode current: 75 mA (typical)
鈥?Stand-by Mode curent: 500 碌A(chǔ) (typical)
鈥?Deep Power-down mode current: 300 碌A(chǔ) (typical)
鈥?1.8V and 3.0V Power Supplies
鈥?Host Interface Voltage Selection Through V
DDQ
鈥?1.8V or 3.0V
鈥?Temperature Range
鈥?0擄 to +70擄C for commercial operation
鈥?-25擄C to +85擄C for wireless operation
鈥?Package Available
鈥?80-Ball Low-Profile Ball Grid Array (LBGA) 10x13mm
鈥?All non-Pb (lead-free) devices are RoHS Compliant
漏2007 Silicon Storage Technology, Inc.
S71354(01)-00-000
07/07
1
The SST logo, SuperFlash, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc.
These specifications are subject to change without notice.