SP8402
Very Low Phase Noise Divider by 2
N
September 2005
The SP8402 is a very low phase noise divider which
divides by powers of two. The S0, S1, S2 data inputs select
the division ratio in the range 2
1
to 2
8
. Special circuits
techniques have been used to reduce the phase noise
considerably below that produced by standard dividers. The
data inputs are CMOS or TTL compatible.
The SP8402 is packaged in a 28 pin plastic SO package
to be compatible with the SP8400 and SP8401 devices.
Ordering Information
SP8402/KG/MPES
SP8402/KG/MPFP
SP8402/KG/MP1T
28 Pin SOIC
28 Pin SOIC*
28 Pin SOIC
Tubes
Tubes
Tape & Reel
*Pb Free Matte Tin
FEATURES
I
Very low Phase Noise (Typically -155 to 160dBc/Hz at
1kHz offset)
I
Supply Voltage 5V
N/C
N/C
N/C
V
CC
+5V
GND
CLOCK INPUT
CLOCK INPUT
CLOCK INPUT
CLOCK INPUT
GND
V
CC
+5V
V
CC
+5V
N/C
S0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
N/C
N/C
N/C
N/C
N/C
N/C
N/C
OUTPUT
OUTPUT
N/C
V
CC
+5V
N/C
S2
S1
ABSOLUTE MAXIMUM RATINGS
Supply Voltage
Output Current
Storage Temperature Range
Maximum Clock Input Voltage
6.5V
20mA
-55擄C to +125擄C
2.5V p-p
MP28
Fig.1 Pin connections - top view
0
鈥?0
鈥?0
鈥?0
鈥?0
鈥?0
(f) (dBc/Hz) 鈥?dB
鈥?0
鈥?0
鈥?0
鈥?0
鈥?00
鈥?10
鈥?20
鈥?30
鈥?40
鈥?50
鈥?60
鈥?70
10
100
1k
Frequency (Hz)
10k
100k
Fig.2 Typical single sideband phase noise measured at 768MHz
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright
1994-2005,
Zarlink Semiconductor Inc. All Rights Reserved.