音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

SCANPSC100FSC Datasheet

  • SCANPSC100FSC

  • Embedded Boundary Scan Controller (IEEE 1149.1 Support)

  • 21頁

  • FAIRCHILD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

SCANPSC100F Embedded Boundary Scan Controller (IEEE 1149.1 Support)
December 1991
Revised May 2000
SCANPSC100F
Embedded Boundary Scan Controller
(IEEE 1149.1 Support)
General Description
The SCANPSC100F is designed to interface a generic par-
allel processor bus to a serial scan test bus. It is useful in
improving scan throughput when applying serial vectors to
system test circuitry and reduces the software overhead
that is associated with applying serial patterns with a paral-
lel processor. The SCANPSC100F operates by serializing
data from the parallel bus for shifting through the chain of
1149.1 compliant components (i.e., scan chain). Scan data
returning from the scan chain is placed on the parallel port
to be read by the host processor. Up to two scan chains
can be directly controlled with the SCANPSC100F via two
independent TMS pins. Scan control is supplied with user
specific patterns which makes the SCANPSC100F proto-
col-independent. Overflow and underflow conditions are
prevented by stopping the test clock. A 32-bit counter is
used to program the number of TCK cycles required to
complete a scan operation within the boundary scan chain
or to complete a SCANPSC100F Built-In Self Test (BIST)
operation. SCANPSC100F device drivers and 1149.1
embedded test application code are available with Fair-
child鈥檚 SCAN Ease software tools.
Features
s
Compatible with IEEE Std. 1149.1 (JTAG) Test Access
Port and Boundary Scan Architecture
s
Supported by Fairchild鈥檚 SCAN Ease (Embedded Appli-
cation Software Enabler) Software
s
Uses generic, asynchronous processor interface; com-
patible with a wide range of processors and PCLK fre-
quencies
s
Directly supports up to two 1149.1 scan chains
s
16-bit Serial Signature Compaction (SSC) at the Test
Data In (TDI) port
s
Automatically produces pseudo-random patterns at the
Test Data Out (TDO) port
s
Fabricated on FACT
錚?/div>
1.5
碌
m CMOS process
s
Supports 1149.1 test clock (TCK) frequencies up to
25 MHz
s
TTL-compatible inputs; full-swing CMOS outputs with
24 mA source/sink capability
Ordering Code:
Order Number
SCANPSC100FSC
Package Number
M28B
Package Description
28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Connection Diagram
FACT錚?is a trademark of Fairchild Semiconductor Corporation.
漏 2000 Fairchild Semiconductor Corporation
DS010968
www.fairchildsemi.com

SCANPSC100FSC 產(chǎn)品屬性

  • 26

  • 集成電路 (IC)

  • 接口 - 控制器

  • -

  • 以太網(wǎng)控制器（支持IEEE 1149.1）

  • 并行/串行

  • 4.5 V ~ 5.5 V

  • 8µA

  • -40°C ~ 85°C

  • 表面貼裝

  • 28-SOIC（0.295"，7.50mm 寬）

  • 28-SOIC

  • 管件

SCANPSC100FSC相關型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！