erased just like other sectors. Once locked, data
鈥?/div>
Linear Burst:
4 double words and 8 double words
with wrap around
Program Operation
鈥?Ability to perform synchronous and asynchronous
write operations of burst configuration register
settings independently
Single power supply operation
鈥?Optimized for 2.5 to 2.75 volt read, erase, and
program operations
Compatibility with JEDEC standards (JC42.4)
鈥?Software compatible with single-power supply Flash
鈥?Backward-compatible with AMD Am29LV and Am29F
flash memories
Ultra low power consumption
鈥?Burst Mode Read: 90 mA @ 66 MHz max, capable of
75 MHz (Fortified BGA only)
鈥?Program/Erase: 50 mA max
鈥?Standby mode: CMOS: 60 碌A max
1 million write cycles per sector typical
20 year data retention typical
VersatileI/O鈩?control
鈥?Device generates data output voltages and tolerates
data input voltages as determined by the voltage on
the V
IO
pin
鈥?1.65 V to 2.75 V compatible I/O signals
Software Features
Persistent Sector Protection
鈥?A command sector protection method to lock
combinations of individual sectors and sector groups
to prevent program or erase operations within that
sector (requires only V
CC
levels)
Password Sector Protection
鈥?A sophisticated sector protection method to lock
combinations of individual sectors and sector groups
to prevent program or erase operations within that
sector using a user-definable 64-bit password
Supports Common Flash Interface (CFI)
Unlock Bypass Program Command
鈥?Reduces overall programming time when issuing
multiple program command sequences
Data# Polling and toggle bits
鈥?Provides a software method of detecting program or
erase operation completion
Hardware Features
Program Suspend/Resume & Erase Suspend/
Resume
鈥?Suspends program or erase operations to allow
reading, programming, or erasing in same bank
Hardware Reset (RESET#), Ready/Busy# (RY/
BY#), and Write Protect (WP#) inputs
ACC input
鈥?Accelerates programming time for higher throughput
during system production
Package options
鈥?80-pin PQFP
鈥?80-ball Fortified BGA
Performance Characteristics
High performance read access
鈥?Initial/random access times as fast as 48 ns
鈥?Burst access time as fast as 7.5 ns for ball grid array
package
Publication Number
30606
Revision
B
Amendment
0
Issue Date
March 22, 2004
The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by
FASL LLC. FASL LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided
鈥渁s
is鈥?/div>
without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of
next