鈥?/div>
less than 3 ns Tco
Programmable slew rate control
Programmable I/O standards
LVTTL, LVCMOS, PCI, GTL+, SSTL2,
and SSTL3
8 independent I/O banks
3 register configuration: Input, Output, OE
non-volatile technology
鈥?/div>
Completely customizable for any
digital applications
Dual Port SRAM
鈥?/div>
36 blocks of dual-port SRAM
鈥?/div>
2,304 bit dual port high performance
鈥?/div>
鈥?/div>
Parameterized IP
鈥?/div>
鈥?/div>
Free parameterized IP administered with a
DSP Wizard
鈥?/div>
Supports multiple and hierarchical IP
instantiations
鈥?/div>
鈥?/div>
SRAM Blocks
Total of 82,900 bits
RAM / ROM / FIFO Wizard for automatic
configuration
Configurable and cascadable
Array sizes of 2, 4, 9, and 18
< 3 ns access times, 300+ MHz FIFO
Applications