鈥?/div>
RAM/ROM/FIFO Wizard for automatic
Less than 3 ns Tco
Programmable Slew Rate Control
Programmable I/O Standards
LVTTL, LVCMOS, PCI, GTL+, SSTL2,
and SSTL3
8 Independent I/O Banks
3 Register Configuration: Input, Output, OE
Advanced Clock Network
鈥?/div>
9 Global Clock Networks
鈥?/div>
1 dedicated
鈥?/div>
8 programmable
鈥?/div>
16 I/O (high drive) Networks:
configuration
鈥?/div>
Configurable and Cascadable
Applications
鈥?/div>
Signal processing operators
鈥?/div>
Signal processing functions
鈥?/div>
Networking / communications for VoIP
鈥?/div>
Speech / voice processing
鈥?/div>
Channel coding
2 I/O鈥檚 per bank
鈥?/div>
20 Quad-Net Networks: 5 per quadrant
Figure 1: Embedded Eclipse Block Diagram
Eclipse
TM
Family Data Sheet
鈥?/div>
QL6250PS484相關(guān)型號PDF文件下載