鈥?/div>
Two global clock/control networks available
to the logic cell; F1, clock set, reset inputs
and the input, I/O register clock, reset, and
enable inputs as well as the output enable
control 鈥?each driven by an input-only or
I/O pin, or any logic cell output or I/O cell
feedback
complete pin-out stability
鈥?/div>
Variable-grain logic cells provide high
performance and 100% utilization
鈥?/div>
Comprehensive design tools include high
quality Verilog/VHDL synthesis
High Performance
鈥?/div>
Input + logic cell + output total delays
under 6 ns
鈥?/div>
Data path speeds over 400 MHz
鈥?/div>
Counter speeds over 300 MHz
Advanced I/O Capabilities
鈥?/div>
Interfaces with both 3.3 V and 5.0 V devices
鈥?/div>
PCI compliant with 3.3 V and 5.0 V buses
for -1/-2/-3/-4 speed grades