This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
0
APPLICATION NOTE
R
XCR3032: 32 Macrocell CPLD
0
14*
DS038 (v1.3) October 9, 2000
Product Specification
CMOS process technology
and
the patented full CMOS
FZP design technique. For 5V applications, Xilinx also
offers the high speed XCR5032 CPLD that offers pin-to-pin
speeds of 6 ns.
The Xilinx FZP CPLDs utilize the patented XPLA
(eXtended Programmable Logic Array) architecture. The
XPLA architecture combines the best features of both PLA
and PAL type structures to deliver high speed and flexible
logic allocation that results in superior ability to make
design changes with fixed pinouts. The XPLA structure in
each logic block provides a fast 8 ns PAL path with five ded-
icated product terms per output. This PAL path is joined by
an additional PLA structure that deploys a pool of 32 prod-
uct terms to a fully programmable OR array that can allo-
cate the PLA product terms to any output in the logic block.
This combination allows logic to be allocated efficiently
throughout the logic block and supports as many as 37
product terms on an output. The speed with which logic is
allocated from the PLA array to an output is only 2.5 ns,
regardless of the number of PLA product terms used, which
results in worst case t
PD
's of only 10.5 ns from any pin to
any other pin. In addition, logic that is common to multiple
outputs can be placed on a single PLA product term and
shared across multiple outputs via the OR array, effectively
increasing design density.
The XCR3032 CPLDs are supported by industry standard
CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor,
Synopsys, Synario, Viewlogic, and Synplicity), using text
(ABEL, VHDL, Verilog) and/or schematic entry. Design ver-
ification uses industry standard simulators for functional
and timing simulation. Development is supported on per-
sonal computer, Sparc, and HP platforms. Device fitting
uses a Xilinx developed tool, XPLA Professional (available
on the Xilinx web site).
The XCR3032 CPLD is reprogrammable using industry
standard device programmers from vendors such as Data
I/O, BP Microsystems, SMS, and others.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Industry's first TotalCMOS鈩?PLD - both CMOS design
and process technologies
Fast Zero Power (FZP鈩? design technique provides
ultra-low power and very high speed
High speed pin-to-pin delays of 8ns
Ultra-low static power of less than 35
碌
A
100% routable with 100% utilization while all pins and
all macrocells are fixed
Deterministic timing model that is extremely simple to
use
Two clocks available
Programmable clock polarity at every macrocell
Support for asynchronous clocking
Innovative XPLA鈩?architecture combines high speed
with extreme flexibility
1000 erase/program cycles guaranteed
20 years data retention guaranteed
Logic expandable to 37 product terms
PCI compliant
Advanced 0.5
碌
E
2
CMOS process
Security bit prevents unauthorized access
Design entry and verification using industry standard
and Xilinx CAE tools
Reprogrammable using industry standard device
programmers
Innovative Control Term structure provides either sum
terms or product terms in each logic block for:
- Programmable 3-state buffer
- Asynchronous macrocell register preset/reset
Programmable global 3-state pin facilitates 鈥榖ed of nails'
testing without using logic resources
Available in both PLCC and VQFP packages
鈥?/div>
鈥?/div>
Description
The XCR3032 CPLD (Complex Programmable Logic
Device) is the first in a family of CoolRunner
廬
CPLDs from
Xilinx. These devices combine high speed and zero power
in a 32 macrocell CPLD. With the FZP design technique,
the XCR3032 offers true pin-to-pin speeds of 8 ns, while
simultaneously delivering power that is less than 35
碌
A at
standby without the need for 鈥渢urbo bits鈥?or other power
down schemes. By replacing conventional sense amplifier
methods for implementing product terms (a technique that
has been used in PLDs since the bipolar era) with a cas-
caded chain of pure CMOS gates, the dynamic power is
also substantially lower than any competing CPLD. These
devices are the first TotalCMOS PLDs, as they use both a
DS038 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
1
PZ3032-CS12A44相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
32 Macrocell CPLD
ETC
-
英文版
32 macrocell CPLD
PHILIPS
-
英文版
32 Macrocell CPLD
-
英文版
64 macrocell CPLD
PHILIPS
-
英文版
64 macrocell CPLD
PHILIPS [P...
-
英文版
Electrically-Erasable Complex PLD
ETC
-
英文版
32 macrocell CPLD
PHILIPS
-
英文版
Electrically-Erasable Complex PLD
-
英文版
Electrically-Erasable Complex PLD
ETC
-
英文版
32 macrocell CPLD
PHILIPS
-
英文版
Electrically-Erasable Complex PLD
-
英文版
Electrically-Erasable Complex PLD
ETC
-
英文版
32 macrocell CPLD
PHILIPS
-
英文版
Electrically-Erasable Complex PLD
-
英文版
Electrically-Erasable Complex PLD
ETC
-
英文版
32 macrocell CPLD
PHILIPS
-
英文版
Electrically-Erasable Complex PLD
-
英文版
Electrically-Erasable Complex PLD
ETC
-
英文版
Electrically-Erasable Complex PLD
-
英文版
Electrically-Erasable Complex PLD
ETC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
