Part Number 440GP
Revision 1.07 鈥?October 4, 2007
440GP
Power PC 440GP Embedded Processor
Features
鈥?PowerPC
廬
440 processor core operating up to
500MHz with 32KB I- and D-caches
鈥?On-chip 8 KB SRAM
鈥?Selectable processor:bus clock ratios of 3:1, 4:1,
5:1, 5:2, 7:2
鈥?Double Data Rate (DDR) Synchronous DRAM
(SDRAM) 32/64-bit interface operating up to
133MHz
鈥?External Peripheral Bus for up to eight devices
with external mastering
鈥?DMA support for external peripherals, internal
UART and memory
鈥?PCI-X V1.0a interface (32 or 64 bits, up to
133MHz) with support for conventional PCI V2.2
Data Sheet
鈥?Two Ethernet 10/100Mbps half- or full-duplex
interfaces. Operational modes supported are MII
and RMII.
鈥?Programmable Interrupt Controller supports
interrupts from a variety of sources.
鈥?Programmable General Purpose Timers (GPT)
鈥?Two serial ports (16750 compatible UART)
鈥?Two IIC interfaces
鈥?General Purpose I/O (GPIO) interface available
鈥?JTAG interface for board level testing
鈥?Internal Processor Local Bus (PLB) runs at DDR
SDRAM interface frequency
鈥?Processor can boot from PCI memory
鈥?Available in ceramic (RoHs and non-RoHS
compliant versions) and plastic packages.
Description
Designed specifically to address high-end embedded
applications, the PowerPC 440GP (PPC440GP)
provides a high-performance, low power solution that
interfaces to a wide range of peripherals by
incorporating on-chip power management features
and lower power dissipation.
This chip contains a high-performance RISC
processor core, DDR SDRAM controller,8KB SRAM,
PCI-X bus interface, Ethernet interfaces, control for
external ROM and peripherals, DMA with scatter-
gather support, serial ports, IIC interface, and general
purpose I/O.
Technology: CMOS SA-27E, 0.18渭m (0.11 L
eff
)
Packages: 25mm, 552-ball Ceramic Ball Grid Array
(CBGA) or Plastic Ball Grid Array (PBGA) in standard
or RoHS compliant versions
Power (estimated): Less than:
4.0W in normal mode
1.0 W in sleep mode
Supply voltages required: 3.3V, 2.5V, 1.8V
AMCC
1