廬
AMERICAN MICROSYSTEMS, INC
AMI5LG Gate Array
AMI5LS Standard Cell
PLLCORExxx
AMI5LG & AMI5LS CMOS
November 1998
Description
The PLLCORExxx is a phase locked loop building block. This cell contains a voltage
controlled oscillator (VCO), an internal loop filter, and a digital phase frequency
detector. The PLLCORExxx is available in AMI5L standard cells and gate arrays.
Customer supplied delay and divider blocks, as well as an external reference clock, are
required for a complete PLL circuit that will lock a VCO generated clock signal to a
multiple of the reference clock frequency. The clock dividers, delay logic, and test
logic are built of standard cells or gate array core cells as soft megacell blocks.
The 鈥榵xx鈥?refers to the center frequency of the VCO.
Features
鈥?/div>
鈥?/div>
鈥?/div>
Internal loop filter saves external loop filter components
Loop filter time constants are pin programmable
Output Duty Cycle of 50% +/- 10%
Specifications
(Vdd = 3.3V +/- 10%,Tj=-55-140c)
CELL
PLLCORE60
PLLCORE75
PLLCORE90
PLLCORE120
PLLCORE170
Fmin (MHz)
40
50
60
80
110
Fmax (MHz)
80
100
120
160
220
Jitter performance data is not yet available. Use of the internal loop filter is expected to
result in jitter perfomance at the 1-3ns level. Use of an external loop filter is expected to
improve the jitter perfomance. Jitter perfomance will depend on the actual ASIC circuit
implementation.
Page 1 of 4
1
2
3
4
