音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI74FCT16827BTV Datasheet

  • PI74FCT16827BTV

  • Dual 10-Bit Buffer/Driver

  • 7頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16827T/162827/162H827T
PI74FCT16827T
20-BIT BUFFERS
PI74FCT162827T
PI74FCT162H827T
Fast CMOS
20-Bit Buffers
Common Features:
聲 PI74FCT16827T, PI74FCT162827T, and PI74FCT2H827T
are high-speed,
low power devices with high current drive
聲 V
CC
= 5V 鹵10%
聲 Hysteresis on all inputs
聲 Packages available:
聳 56-pin 240 mil wide plastic TSSOP (A)
聳 56-pin 300 mil wide plastic SSOP (V)
PI74FCT16827T Features:
聲 High output drive: I
OH
= 聳32 mA; I
OL
= 64 mA
聲 Power off disable outputs permit "live insertion"
聲 Typical V
OLP
(Output Ground Bounce) < 1.0V
at V
CC
= 5V, T
A
= 25擄C
PI74FCT162827T Features:
聲 Balanced output drivers: 鹵24 mA
聲 Reduced system switching noise
聲 Typical V
OLP
(Output Ground Bounce) < 0.6V
at V
CC
= 5V, T
A
= 25擄C
PI74FCT162H827T Features:
聲 Bus Hold retains last active bus state during 3-state
聲 Eliminates the need for external pull-up resistors
Product Features
Product Description
Pericom Semiconductor聮s PI74FCT series of logic circuits are pro-
duced in the Company聮s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16827T, PI74FCT162827T, and PI74FCT162H827T are
20-bit wide bus drivers designed to provide buffering and high-
performance bus interfacing for wide data/address paths or buses
with parity. Two pair of nanded output enable controls allow the
devices to be operated as two 10-bit buffers or as one 20-bit buffer.
Signal pins are arranged in a flow-through organization for ease of
layout and hysteresis is designed into all inputs to improve noise
margin.
The PI74FCT16827T output buffers are designed with a Power-Off
disable function allowing 聯(lián)live insertion聰 of boards when the
devices are used as backplane drives.
The PI74FCT162827T has 鹵24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
The PI74FCT162H827T has 聯(lián)Bus Hold聰 which retains the input's last
state whenever the input goes to high-impedance preventing
聯(lián)floating聰 inputs and eliminating the need for pull-up/down resistors.
Logic Block Diagram
1
OE
1
1
OE
2
2
OE
1
2
OE
2
1
Y
1
1
A
1
2
A
1
2
Y
1
To 9 other channels
To 9 other channels
1
PS2041A 03/11/96

PI74FCT16827BTV相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!