21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
鈥?Power off disable outputs permit 鈥渓ive insertion鈥?/div>
鈥?Typical V
OLP
(Output Ground Bounce) < 1.0V
at V
CC
= 5V, T
A
= 25擄C
PI74FCT162541T Features
鈥?Balanced output drivers: 鹵24 mA
鈥?Reduced system switching noise
鈥?Typical V
OLP
(Output Ground Bounce) < 0.6V
at V
CC
= 5V, T
A
= 25擄C
PI74FCT162H541T Features
鈥?Bus Hold retains last active bus state during 3-state
鈥?Eliminates the need for external pull-up resistors
Fast CMOS 16-Bit Octal
Buffer/Line Drivers
Product Description
Pericom Semiconductor鈥檚 PI74FCT series of logic circuits are pro-
duced in the Company鈥檚 advanced 0.6/0.8 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16541T, PI74FCT162541T, and PI74FCT162H541T
are non-inverting 16-bit buffer/line drivers designed for applications
driving high capacitance loads and low impedance backplanes.
These high-speed, low-power devices offer bus/backplane interface
capability and a flow-through organization for ease of board layout.
They are designed with three-state controls to operate in a Dual-
Byte, or a single 16-bit word mode.
The PI74FCT16541T output buffers are designed with a Power-
Off disable allowing 鈥渓ive insertion鈥?of boards when used as
backplane drivers.
The PI74FCT162541T has 鹵24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
The PI74FCT162H541T has 鈥淏us Hold鈥?which retains the input鈥檚
last state whenever the input goes to high-impedance preventing
鈥渇loating鈥?inputs and eliminating the need for pull-up/down resistors.
1
OE
B
2
OE
A
2
OE
B
Logic Block Diagram
1
OE
A
1
A
0
1
Y
0
2
A
0
2
Y
0
1
A
1
1
Y
1
2
A
1
2
Y
1
1
A
2
1
Y
2
2
A
2
2
Y
2
1
A
3
1
Y
3
2
A
3
2
Y
3
1
A
4
1
Y
4
2
A
4
2
Y
4
1
A
5
1
Y
5
2
A
5
2
Y
5
1
A
6
1
Y
6
2
A
6
2
Y
6
1
A
7
1
Y
7
2
A
7
2
Y
7
229
PS2037A 03/11/96
PERICOM
1
2
3
4
5
6
