音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI74AVC+16820K Datasheet

  • PI74AVC+16820K

  • 10-Bit D-Type Flip-Flop

  • 143.81KB

  • 10頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74AVC+16820
2.5V 10-Bit Flip-Flop with
Dual and 3-State Outputs
Product Features
鈥?PI74AVC+16820 is designed for low voltage operation,
V
CC
= 1.65V to 3.6V
鈥?True 鹵24mA Balanced Drive @ 3.3V
鈥?I
OFF
supports partial power-down operation
鈥?3.6V I/O Tolerant inputs and outputs
鈥?All outputs contain a patented DDC
(Dynamic DriveControl) circuit that reduces noise without
degrading propagation delay.
鈥?Industrial operation at 鈥?0擄C to +85擄C
鈥?Available Packages:
鈥?56-pin 240-mil wide plastic TSSOP
鈥?56-pin 173-mil wide plastic TVSOP
Product Description
Pericom Semiconductor鈥檚 PI74AVC+ series of logic circuits are
produced using the Company鈥檚 advanced submicron CMOS
technology, achieving industry leading speed.
The PI74AVC+16820, a 10-bit flip-flop designed for 1.65V to 3.6V
V
CC
operation, is designed with edge-triggered D-type flip-flops.
On the positive transition of clock (CLK) input, the device
provides true data at the Q outputs.
A buffered output-enable (OE) input can be used to place the ten
outputs in either a normal logic state (HIGH or LOW level) or a
high-impedance state. In the high-impedance state, the outputs
neither load nor drive the bus lines significantly. The high-
impedance state and increased drive provide the capacity to
drive bus lines without the need for interface or pullup
components.
OE does not affect the internal operation of the flip-flops. Old
data can be retained or new data can be entered while the
outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor whose
minimum value is determined by the current sinking capability of
the driver.
Logic Block Diagram
1
1OE
2OE
28
2
C1
1D
3
CLK
D1
56
55
1Q1
1Q2
TO 9 OTHER CHANNELS
1
PS8446A
03/07/01

PI74AVC+16820K相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！