21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74AVC+16373
2.5V 16-Bit Transparent D-Type Latch
with 3-State Outputs
Product Features
聲 PI74AVC+16373 is designed for low voltage operation,
V
CC
= 1.65V to 3.6V
聲 True 鹵24mA Balanced Drive @ 3.3V
聲 Compatible with Philips and T.I. AVC Logic family
聲 I
OFF
supports partial power-down operation
聲 3.6V I/O Tolerant inputs and outputs
聲 All outputs contain a patented DDC
(Dynamic DriveControl) circuit that reduces noise without
degrading propagation delay.
聲 Industrial operation at 聳40擄C to +85擄C
聲 Available Packages:
聳 48-pin 240-mil wide plastic TSSOP
聳 48-pin 173-mil wide plastic TVSOP
Product Description
Pericom Semiconductor聮s PI74AVC+ series of logic circuits are
produced using the Company聮s advanced submicron CMOS
technology, achieving industry leading speed.
The PI74AVC+16373 is particularly suited for implementing buffer
registers, I/O ports, bidirectional bus drivers, and working registers.
This device can be used as two 8-bit latches or one 16-bit latch.
When the Latch Enable (LE) input is HIGH, the Q outputs follow the
(D) inputs. When LE is taken LOW, the Q outputs are latched at the
levels set up at the D inputs.
A buffered Output Enable (OE) input can be used to place the
eight outputs in either a normal logic state (high or low logic
levels) or a high-impedance state in which the outputs neither
load nor drive the bus lines significantly. The high-impedance state
and the increased drive provide the capability to drive bus lines
without need for interface or pullup components. OE does not affect
internal operations of the latch. Old data can be retained
or new data can be entered while the outputs are in the high
impedance state.
To ensure the high impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
Logic Block Diagram
1OE
1
1LE
48
C1
2
1Q1
1D1
47
1D
To Seven Other Channels
2OE
24
2LE
25
C1
13
2Q1
2D1
36
1D
To Seven Other Channels
1
PS8526
03/01/01
1
2
3
4
5
6
7
8
9
10
