21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16374
16-Bit D-Type Flip-Flop
with 3-STATE Outputs
Product Features
鈥?The PI74ALVTC Family is designed for low voltage
operation, V
DD
= 1.8V to 3.6V
鈥?Supports Live Insertion
鈥?3.6V I/O Tolerant Inputs and Outputs
鈥?Bus Hold
鈥?High Drive, 鈥?2/64mA @ 3.3V
鈥?Uses patented Noise Reduction Circuitry
鈥?Power-Off high impedance inputs and outputs
鈥?Industrial operation at 鈥?0擄C to +85擄C
鈥?Packages available:
鈥?48-pin 240 mil wide plastic TSSOP (A)
鈥?48-pin 173 mil wide plastic SSOP (V)
鈥?48-pin 300 mil wide plastic TVSOP (K)
Product Description
Pericom Semiconductor聮s PI74ALVTC series of logic circuits are
produced in the Company聮s advanced 0.35 micron CMOS
technology, achieving industry leading speed.
The PI74ALVTC16374 is particularly suitable for implementing
buffer registers, I/O ports, bidirectional bus drivers, and working
registers. This device can be used as two 8-bit Flip-Flops or one
16-bit flip-flop. On the positive transition of the clock (CLK)
input, the Q outputs of the flip-flop take on the logic levels set up
at the data (D) inputs.
A buffered Output Enable (OE) input can be used to place the eight
outputs in either a normal logic state (high or low logic levels) or
a high-impedance state in which the outputs neither load nor drive
the bus lines significantly. The high-impedance state and the
increased drive provide the capability to drive bus lines without
need for interface or pullup components. OE does not affect
internal operations of the flip-flop. Old data can be retained or new
data can be entered while the outputs are in the high impedance
state.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vdd through a pullup resistor; the
minimum value of the resistor is determined by the current-
sinking capability of the driver.
>C1
2
Logic Block Diagram
1OE
1
1CLK
48
1Q1
1D1
47
1D
The family offers both I/O Tolerant, which allows it to operate in
mixed 1.8/3.6V systems, and 聯(lián)Bus Hold,聰 which retains the data
input聮s last state whenever the data input goes to high-imped-
ance, preventing 聯(lián)floating聰 inputs and eliminating the need for
pullup/down resistors.
To Seven Other Channels
24
2OE
2CLK
25
>C1
13
2Q1
2D1
36
1D
To Seven Other Channels
1
PS8356A
11/23/98
PERICOM
1
2
3
4
5
6
7
8
