音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI6CV855L Datasheet

  • PI6CV855L

  • PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory

  • 9頁

  • PERICOM   PERICOM

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6CV855
PLL Clock Driver for 2.5V
SSTL 2 DDR SDRAM Memory
Product Features
聲 PLL clock distribution optimized for SSTL_2 DDR SDRAM
applications.
聲 Distributes one differential clock input pair to five differential
clock output pairs.
聲 Inputs (CLK,CLK) and (FBIN,FBIN): SSTL_2
聲 Outputs (Yx, Yx), (FBOUT, FBOUT): SSTL_2
聲 External feedback pins (FBIN,FBIN) are used to
synchronize the outputs to the clock input.
聲 Operates at AV
DD
= 2.5V for core circuit and internal PLL,
and V
DDQ
= 2.5V for differential output drivers
聲 Available Package:
聳 Plastic 28-pin TSSOP
Product Description
PI6CV855 PLL clock device is developed for SSTL_DDR SDRAM
applications. This PLL Clock Buffer is designed for 2.5 V
DDQ
and
2.5V AV
DD
operation and differential data input and output levels.
The device is a zero delay buffer that distributes a differential clock
input pair (CLK, CLK) to five differential pairs of clock outputs
(Y[0:4], Y[0:4]) and one differential pair feedback clock outputs
(FBOUT, FBOUT). The clock outputs are controlled by the input
clocks (CLK, CLK), the feedback clocks (FBIN,FBIN), and the
Analog Power input (AV
DD
). When the AV
DD
is strapped low, the
PLL is turned off and bypassed for test purposes.
When the input frequency falls below a suggested detection fre-
quency that is below the operating frequency of the PLL, the device
will enter a low power mode. In low power mode, PLL is turned OFF,
Y[0:4] and Y[0:4] outputs are 3-stated.
The PI6CV855 is able to track Spread Spectrum Clocking to reduce
EMI.
Block Diagram
Pin Configuration
Y0
Y0
CLK
CLK
FBIN
FBIN
GND
Y0
Y0
VD D Q
CLK
CLK
AV D D
AG N D
GND
Y1
Y1
VD D Q
Y2
Y2
1
2
3
4
5
28
27
26
25
24
Y4
Y4
VD D Q
GND
FBOUT
FBOUT
VD D Q
FBIN
FBIN
GND
VD D Q
Y3
Y3
GND
Y1
Y1
PLL
Y2
Y2
Y3
Y3
Y4
Y4
6
28-Pin
23
L
22
7
8
9
10
11
12
13
14
21
20
19
18
17
16
15
AV
DD
Logic
and
Test Ciruit
1
PS8545
06/20/01

PI6CV855L相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！