音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI6CU877NFE Datasheet

  • PI6CU877NFE

  • PLL Clock Driver for 1.8V DDR2 Memory

  • 11頁

  • PERICOM   PERICOM

掃碼查看芯片數據手冊

上傳產品規(guī)格書

PDF預覽

PI6CU877
PLL Clock Driver for
1.8V DDR2 Memory
Features
鈥?PLL clock distribution optimized for DDR2 SDRAM
applications.
鈥?Distributes one differential clock input pair to ten differential
clock output pairs.
鈥?Differential Inputs (CLK, CLK) and (FBIN, FBIN)
鈥?Input OE/OS: LVCMOS
鈥?Differential Outputs (Y[0:9], Y[0:9] and (FBOUT, FBOUT)
鈥?External feedback pins (FBIN, FBIN) are used to
synchronize the outputs to the clock input.
鈥?Operates at AV
DD
= 1.8V for core circuit and internal PLL,
and V
DDQ
= 1.8V for differential output drivers
鈥?Packaging (Pb-free & Green available):
鈥?52-ball VFBGA (NF)
Description
PI6CU877 PLL clock driver is developed for Registered DDR2
DIMM applications with 1.8V operation and differential data input
and output levels.
The device is a zero delay buffer that distributes a differential
clock input pair (CLK, CLK) to eleven differential pairs of clock
outputs which includes feedback clock (Y[0:9], Y[0:9]; FBOUT,
FBOUT).
The clock outputs are controlled by CLK/CLK, FBOUT, FBOUT, the
LVCMOS (OE, OS) and the Analog Power input (AV
DD
). When
OE is LOW the outputs except FBOUT, FBOUT, are disabled while
the internal PLL continues to maintain its locked-in frequency.
OS is a program pin that must be tied to GND or V
DD.
When OS
is high, OE will function as described above. When OS is LOW,
OE has no effect on Y7/Y7, they are free running. When AV
DD
is
grounded, the PLL is turned off and bypassed for test purposes.
When CLK/CLK are logic low, the device will enter a low power
mode. An input logic detection circuit will detect the logic low level
and perform a low power state where all Y[0:9], Y[0:9]; FBOUT,
FBOUT, and PLL are OFF.
3
Y
0
GND
NB
V
DDQ
NB
NB
V
DDQ
NB
GND
Y
4
Pin Configuration
1
A
B
C
D
E
F
G
H
J
k
Y
1
Y
1
Y
2
Y
2
CK
CK
AGND
AV
DD
Y
3
Y
3
2
Y
0
GND
GND
V
DDQ
V
DDQ
V
DDQ
V
DDQ
GND
GND
Y
4
4
Y
5
GND
NB
V
DDQ
NB
NB
V
DDQ
NB
GND
Y
9
5
Y
5
GND
GND
OS
V
DDQ
OE
V
DDQ
GND
GND
Y
9
6
Y
6
Y
6
Y
7
Y
7
FB
IN
FB
IN
FB
OUT
FB
OUT
Y
8
Y
8
PI6CU877 is a high performance, low skew, and low jitter PLL
clock driver, and it is also able to track Spread Spectrum Clocking
(SSC) for reduced EMI.
1
PS8689B
08/05/04

PI6CU877NFE 產品屬性

  • 364

  • 集成電路 (IC)

  • 時鐘/計時 - 專用

  • -

  • 時鐘緩沖器/驅動器，多路復用器

  • 是

  • 存儲器，DDR2，SDRAM DIMM

  • SSTL-18

  • SSTL-18

  • 1

  • 1:10

  • 是/是

  • 270MHz

  • 1.7 V ~ 1.9 V

  • 0°C ~ 70°C

  • 表面貼裝

  • 52-VFBGA

  • 52-VFBGA（4.5x7）

  • 托盤

PI6CU877NFE相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯系人：

聯系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經采納，將有感恩紅包奉上哦！