鈥?/div>
Output Operation
3.75 to 100 MHz for PI6C9911
3.75 to 125 MHz for PI6C9911E
Description
The PI6C9911 and PI6C9911E are low-skew, low jitter, 5V phase-
lock-loop (PLL) programmable skew clock drivers, for
high-performance computing and networking applications. These
parts offer user-selectable skew-control of 4 output pairs, provid-
ing the timing delays necessary to optimize high-performance
clock-distribution circuits.
Each output can be hardwired to one of nine delay or function
configurations. Delay increments are determined by the input clock
frequency and the configurations selected by the user.
The PI6C9911 and PI6C9911E allow the REF clock input to have
Spread Spectrum modulation for EMI reduction.
Both buffers are pin-compatable with Cypress聮s RoboClock
CY7B9911, but with improved AC/DC characteristics.
The PI6C9911 and PI6C9911E also have the same pinout as
Cypress聮s CY7B9911and with balanced output drive.
Logic Block Diagram
Pin Configuration
32-Pin
J
PS8451
01/27/00