V
CCQ
3F0
FS
REF
GND
TEST
2F1
3Q1
3Q0
V
CCN
2Q1
2Q0
V
CCN
FB
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6C3Q991E, PI6C3Q993E
3.3V Programmable Skew PLL Clock Driver
SuperClock
TM
Description
Features
聲 PI6C3Q99X family provides following products:
PI6C3Q991E: 32-pin PLCC version
PI6C3Q993E: 28-pin QSOP version
聲 Inputs are 5V Tolerant
聲 4 pairs of programmable skew outputs
聲 Low skew: 200ps same pair, 250ps all outputs
聲 Selectable positive or negative edge synchronization:
Excellent for DSP applications
聲 Synchronous output enable
聲 Input frequency: 3.75 MHz to 133 MHz
聲 Output frequency: 15 MHz to 133 MHz
聲 2x, 4x, 1/2, and 1/4 outputs
聲 3-level inputs for skew and PLL range control
聲 PLL bypass for DC testing
聲 External feedback, internal loop filter
聲 12mA balanced drive outputs
聲 Low Jitter: < 200ps peak-to-peak
聲 Industrial temperature range
聲 Pin-to-pin compatible with IDT QS5V991 and QS5V993
聲 Packages:
32-pin PLCC (J)
28-pin QSOP (Q)
The PI6C3Q99X family is a high fanout 3.3V PLL-based clock driver
intended for high-performance computing and data-communication
applications. A key feature of the programmable skew is the ability
of outputs to lead or lag the REF input signal. PI6C3Q991E has 8
programmable skew outputs in 4 banks of 2, while the PI6C3Q993E
has 6 programmable skew outputs and 2 zero skew outputs. Skew is
controlled by 3-level input signals that may be hard-wired to appro-
priate HIGH-MID-LOW levels.
When the GND/sOE pin is held LOW, all the outputs are synchro-
nously enabled. However, if GND/sOE is held HIGH, all the outputs
except 3Q0 and 3Q1 are synchronously disabled. Furthermore,
when the V
CCQ
/PE is held HIGH, all the outputs are synchronized
with the positive edge of the REF clock input. When V
CCQ
/PE is held
LOW, all the outputs are synchronized with the negative edge of
REF. Both devices have LVTTL outputs with 12mA balanced-drive
outputs.
Pin Configurations
PI6C3Q991E
REF
V
CCQ
2F0
GND/sOE
1F1
1F0
V
CCN
1Q0
1Q1
GND
GND
PI6C3Q993E
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GND
TEST
2F1
2F0
GND/sOE
1F1
1F0
V
CCN
1Q0
1Q1
GND
GND
2Q0
2Q1
4
3F1
4F0
4F1
V
CCQ
/PE
V
CCN
4Q1
4Q0
GND
GND
5
3 2
1 32 31 30
29
6
28
7
27
8
26
32-Pin
9
25
J
10
24
11
23
12
22
13
21
14 15 16 17 18 19 20
FS
3F0
3F1
V
CCQ
/PE
V
CCN
4Q1
4Q0
GND
3Q1
3Q0
V
CCN
FB
28-Pin
Q
1
PS8555
08/07/01
1
2
3
4
5
6
7
8
9
