音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI6C399111J Datasheet

  • PI6C399111J

  • 3.3V High Speed LVTTL or Balanced Output Programmable Skew C...

  • 263.57KB

  • 11頁

  • PERICOM   PERICOM

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

V
CCQ
REF
GND
FB
REF
FS
Phase
Freq.
DET
Filter
VCO and
Time Unit
Generator
3F1
4F0
4F1
V
CCQ
V
CCN
4Q1
4Q0
GND
GND
5
6
7
8
9
10
11
12
13
4
3
2
1
32 31
TEST
2F1
30
29
28
27
3F0
FS
V
CCN
FB
V
CCN
3Q1
3Q0
1F0
1F1
1Q0
1Q1
2Q1
2Q0
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6C39911
3.3V High Speed LVTTL or Balanced Output
Programmable Skew Clock Buffer -
SuperClock
廬
Features
鈥?All output pair skew <100ps typical (250 Max.)
鈥?12.5 MHz to 133 MHz output operation
鈥?3.125 MHz to 133 MHz input operation (input as low as 3.125
MHz for 4x operation, or 6.25 MHz for 2x operation)
鈥?User-selectable output functions
鈥?Selectable skew to 18ns
鈥?Inverted and non-inverted
鈥?Operation at 錕?frac12; and 錄 input frequency
鈥?Operation at 2X and 4X input frequency
鈥?Zero input-to-output delay
鈥?50% duty-cycle outputs
鈥?Inputs are 5V Tolerant
鈥?LVTTL outputs drive 50-Ohm terminated lines
鈥?Operates from a single 3.3V supply
鈥?Low operating current
鈥?32-pin PLCC package
鈥?Jitter < 200ps peak-to-peak (< 25ps RMS)
Description
The PI6C39911 offers selectable control over system clock func-
tions. These multiple-output clock drivers provide the system
integrator with functions necessary to optimize the timing
of high-performance computer systems. Eight individual drivers,
arranged as four pairs of user-controllable outputs, can each drive
terminated transmission lines with impedances as low as 50-Ohms
while delivering minimal and specified output skews and full-swing
logic levels.
Each output can be hardwired to one of nine skews or function
configurations. Delay increments of 0.7ns to 1.5ns are determined
by the operating frequency with outputs able to skew up to 鹵6 time
units from their nominal 鈥渮ero鈥?skew position. The completely
integrated PLL allows external load and transmission line delay
effects to be canceled. The user can create output-to-output skew
of up to 鹵12 time units.
Divide-by-two and divide-by-four output functions are provided
for additional flexibility in designing complex clock systems. When
combined with the internal PLL, these divide functions allow distri-
bution of a low-frequency clock that can be multiplied by two or four
at the clock destination. This feature allows flexibility and simpli-
fies system timing distribution design for complex high-speed
systems.
Logic Block Diagram
Test
Pin Configuration
4F0
4F1
Select Inputs
(three level)
4Q0
4Q1
Skew
Select
Matrix
3Q0
3Q1
2Q0
2Q1
32 Pin
J
26
25
24
23
22
21
3F0
3F1
2F0
2F1
2F0
GND
1F1
1F0
V
CCN
1Q0
1Q1
GND
GND
14 15 16 17 18 19
20
1
PS8497E
09/13/02

PI6C399111J相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！