音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PEEL22CV10AZPI-25 Datasheet

  • PEEL22CV10AZPI-25

  • CMOS Programmable Electrically Erasable Logic Device

  • 476.20KB

  • 10頁(yè)

  • ANACHIP   ANACHIP

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

PEEL鈩?22CV10AZ -25
CMOS Programmable Electrically Erasable Logic Device
Features
Ultra Low Power Operation
- V
CC
= 5 Volts 鹵10%
- Icc = 10 碌A(chǔ) (typical) at standby
- Icc = 2 mA (typical) at 1 MHz
- t
PD
= 25ns.
CMOS Electrically Erasable Technology
- Superior factory testing
-
Reprogrammable in plastic package
-
Reduces retrofit and development costs
Development/Programmer Support
- Third party software and programmers
- Anachip PLACE Development Software
Architectural Flexibility
-
133 product terms x 44 input AND array
-
Up to 22 inputs and 10 I/O pins
-
12 possible macrocell configurations
-
Synchronous preset, asynchronous clear
-
Independent output enables
-
Programmable clock source and polarity
-
24-pin DIP/SOIC/TSSOP and 28-pin PLCC
Application Versatility
-
Replaces random logic
-
Pin and JEDEC compatible with 22V10
-
Ideal for power-sensitive systems
General Description
The PEEL鈩?2CV10AZ is a Programmable Electrically Erasable
Logic (PEEL鈩? device that provides a low power alternative to
ordinary PLDs. The PEEL鈩?2CV10AZ is available in 24-pin
DIP, SOIC, TSSOP and 28-pin PLCC packages (see Figure 19). A
鈥渮ero-power鈥?(100碌A(chǔ) max. I
CC
) standby mode makes the
PEEL鈩?2CV10AZ ideal for power sensitive applications such as
handheld meters, portable communication equipment and lap- top
computers/ peripherals. EE-reprogrammability provides the
convenience of instant reprogramming for development and a
reusable production inventory minimizing the impact of pro-
gramming changes or errors. EE-reprogrammability also
improves factory testability, thus ensuring the highest quality
possible.
The PEEL鈩?2CV10AZ is JEDEC file compatible with standard
22V10 PLDs. Eight additional configurations per macrocell (a
total of 12) are also available by using the 鈥?鈥?software/program-
ming option (i.e., 22CV10AZ+ & 22CV10AZ++). The additional
macrocell configurations allow more logic to be put into every
device, potentially reducing the design's component count and
lowering the power requirements even further.
Development
and
programming
support
for
the
PEEL鈩?2CV10AZ is provided by popular third-party program-
mers and development software. Anachip also offers free Win-
PLACE development software.
Figure 19 Block Diagram
Figure 19 Pin Configuration
I/CLK
I
I
I
I
I
I
I
I
I
I
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
DIP
TSSOP
PLCC
SOIC
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent
accompany the sale of the product.
Rev. 1.0 Dec 16, 2004
1/10

PEEL22CV10AZPI-25 產(chǎn)品屬性

  • Diodes Inc.

  • SPLD - 簡(jiǎn)單可編程邏輯器件

  • PEEL

  • 10

  • 38.4 MHz

  • 10

  • 25 ns

  • 5 V

  • 5 mA

  • + 85 C

  • - 40 C

  • PDIP-24

  • Through Hole

  • 5.5 V

  • 4.5 V

PEEL22CV10AZPI-25相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù):
賣(mài)家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!