鈥?/div>
Digitally programmable in 32 delay steps
Monotonic delay-versus-address variation
Two separate outputs: inverting & non-inverting
Precise and stable delays
Input & outputs fully TTL interfaced & buffered
10 T
2
L fan-out capability
Fits standard 24-pin DIP socket
Auto-insertable
OUT/
OUT
EN/
GND
N/C
IN
N/C
GND
N/C
N/C
EN/
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
data
3
廬
delay
devices,
inc.
PACKAGES
VCC
A0
A1
A2
VCC
N/C
N/C
N/C
VCC
A3
A4
N/C
PDU15F-xx
DIP
PDU15F-xxA4
Gull-Wing
PDU15F-xxB4
J-Lead
PDU15F-xxM
Military DIP
PDU15F-xxMC4
Military Gull-Wing
FUNCTIONAL DESCRIPTION
The PDU15F-series device is a 5-bit digitally programmable delay line.
The delay, TD
A
, from the input pin (IN) to the output pins (OUT, OUT/)
depends on the address code (A4-A0) according to the following formula:
TD
A
= TD
0
+ T
INC
* A
PIN DESCRIPTIONS
IN
OUT
OUT/
A0-A4
EN/
VCC
GND
Delay Line Input
Non-inverted Output
Inverted Output
Address Bits
Output Enable
+5 Volts
Ground
where A is the address code, T
INC
is the incremental delay of the device,
and TD
0
is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 0.5ns through 20ns, inclusively. The
enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state
and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced
into LOW and HIGH states, respectively. The address is not latched and must remain asserted during
normal operation.
SERIES SPECIFICATIONS
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Total programmed delay tolerance:
5% or 1ns,
whichever is greater
Inherent delay (TD
0
):
9ns typical (OUT)
8ns typical (OUT/)
Setup time and propagation delay:
Address to input setup (T
AIS
):
5ns
Disable to output delay (T
DISO
):
6ns typ. (OUT)
Operating temperature:
0擄 to 70擄 C
Temperature coefficient:
100PPM/擄C (excludes TD
0
)
Supply voltage V
CC
:
5VDC
鹵
5%
Supply current:
I
CCH
= 74ma
I
CCL
= 30ma
Minimum pulse width:
10% of total delay
DASH NUMBER SPECIFICATIONS
Part
Number
PDU15F-.5
PDU15F-1
PDU15F-2
PDU15F-3
PDU15F-4
PDU15F-5
PDU15F-6
PDU15F-8
PDU15F-10
PDU15F-12
PDU15F-15
PDU15F-20
Incremental Delay
Per Step (ns)
.5
鹵
.3
1
鹵
.5
2
鹵
.5
3
鹵
1.0
4
鹵
1.0
5
鹵
1.0
6
鹵
1.0
8
鹵
1.0
10
鹵
1.5
12
鹵
1.5
15
鹵
1.5
20
鹵
2.0
Total Delay
Change (ns)
15.5
鹵
1.0
31
鹵
1.6
62
鹵
3.1
93
鹵
4.7
124
鹵
6.2
155
鹵
7.8
186
鹵
9.3
248
鹵
12.4
310
鹵
15.5
372
鹵
18.6
465
鹵
23.3
620
鹵
31.0
漏
1997 Data Delay Devices
NOTE: Any dash number between .5 and 20 not
shown is also available.
Doc #97003
1/13/97
Powered by ICminer.com Electronic-Library Service CopyRight 2003
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
PDU15F-15A4相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
3-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 3-bit TTL delay line
ETC
-
英文版
3-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
4-BIT PROGRAMMABLE DELAY LINE
ETC
-
英文版
4-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
4-BIT PROGRAMMABLE DELAY LINE
-
英文版
Programmable 5-bit TTL delay line
ETC
-
英文版
5-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 6-bit TTL delay line
ETC
-
英文版
6-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 7-bit TTL delay line
ETC
-
英文版
7-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 8-bit TTL delay line
ETC
-
英文版
8-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 3-bit 10K ECL delay line
ETC
-
英文版
3-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
DATA DELAY DEVI...
-
英文版
Power Outlet Strip; No. of Outlets:13; Outlet Type:NEMA 5-15...
-
英文版
POWER STRIP 20A 13 OUT RACK MNT
-
英文版
Power Outlet Strip; Supply Voltage:120VAC; No. of Outlets:13...
-
英文版
Suppressor; Suppressor Type:Outlet Strip; No. of Outlets:14;...
1
2
3
4
5
