鈥?/div>
Digitally programmable in 8 delay steps
Monotonic delay-versus-address variation
Two separate outputs: inverting & non-inverting
Precise and stable delays
Input & outputs fully TTL interfaced & buffered
10 T
2
L fan-out capability
Fits standard 14-pin DIP socket
Auto-insertable
IN
N/C
N/C
OUT
OUT/
EN/
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
data
3
廬
delay
devices,
inc.
PACKAGES
VCC
N/C
N/C
N/C
A0
A1
A2
IN
N/C
N/C
N/C
OUT
OUT/
EN/
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
N/C
N/C
N/C
N/C
A0
A1
A2
PDU13F-xx
PDU13F-xxA2
PDU13F-xxB2
PDU13F-xxM
DIP
Gull-Wing
J-Lead
Military DIP
PDU13F-xxMC3
Military Gull-Wing
FUNCTIONAL DESCRIPTION
The PDU13F-series device is a 3-bit digitally programmable delay line.
The delay, TD
A
, from the input pin (IN) to the output pins (OUT, OUT/)
depends on the address code (A2-A0) according to the following formula:
TD
A
= TD
0
+ T
INC
* A
PIN DESCRIPTIONS
IN
OUT
OUT/
A2
A1
A0
EN/
VCC
GND
Delay Line Input
Non-inverted Output
Inverted Output
Address Bit 2
Address Bit 1
Address Bit 0
Output Enable
+5 Volts
Ground
where A is the address code, T
INC
is the incremental delay of the device,
and TD
0
is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 0.5ns
through 50ns, inclusively. The enable pin (EN/) is held LOW during
normal operation. When this signal is brought HIGH, OUT and OUT/ are forced into LOW and HIGH
states, respectively. The address is not latched and must remain asserted during normal operation.
SERIES SPECIFICATIONS
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Total programmed delay tolerance:
5% or 1ns,
whichever is greater
Inherent delay (TD
0
):
6ns typical (OUT)
5.5ns typical (OUT/)
Setup time and propagation delay:
Address to input setup (T
AIS
):
6ns
Disable to output delay (T
DISO
):
6ns typ. (OUT)
Operating temperature:
0擄 to 70擄 C
Temperature coefficient:
100PPM/擄C (excludes TD
0
)
Supply voltage V
CC
:
5VDC
鹵
5%
Supply current:
I
CCH
= 45ma
I
CCL
= 20ma
Minimum pulse width:
20% of total delay
DASH NUMBER SPECIFICATIONS
Part
Number
PDU13F-.5
PDU13F-1
PDU13F-2
PDU13F-3
PDU13F-5
PDU13F-10
PDU13F-15
PDU13F-20
PDU13F-40
PDU13F-50
Incremental Delay
Per Step (ns)
.5
鹵
.3
1
鹵
.4
2
鹵
.4
3
鹵
.5
5
鹵
.6
10
鹵
1.0
15
鹵
1.3
20
鹵
1.5
40
鹵
2.0
50
鹵
2.5
Total Delay
Change (ns)
3.5
鹵
1.0
7
鹵
1.0
14
鹵
1.0
21
鹵
1.1
35
鹵
1.8
70
鹵
3.5
105
鹵
5.3
140
鹵
7.0
280
鹵
14.0
350
鹵
17.5
NOTE: Any dash number between .5 and 50 not
shown is also available.
漏
1997 Data Delay Devices
Doc #97001
1/10/97
Powered by ICminer.com Electronic-Library Service CopyRight 2003
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
PDU13F-40B2相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
3-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 3-bit TTL delay line
ETC
-
英文版
3-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
4-BIT PROGRAMMABLE DELAY LINE
ETC
-
英文版
4-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
4-BIT PROGRAMMABLE DELAY LINE
-
英文版
Programmable 5-bit TTL delay line
ETC
-
英文版
5-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 6-bit TTL delay line
ETC
-
英文版
6-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 7-bit TTL delay line
ETC
-
英文版
7-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 8-bit TTL delay line
ETC
-
英文版
8-BIT PROGRAMMABLE
DELAY LINE
DATA DELAY DEVI...
-
英文版
Programmable 3-bit 10K ECL delay line
ETC
-
英文版
3-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
DATA DELAY DEVI...
-
英文版
Power Outlet Strip; No. of Outlets:13; Outlet Type:NEMA 5-15...
-
英文版
POWER STRIP 20A 13 OUT RACK MNT
-
英文版
Power Outlet Strip; Supply Voltage:120VAC; No. of Outlets:13...
-
英文版
Suppressor; Suppressor Type:Outlet Strip; No. of Outlets:14;...
1
2
3
4
5
