PC87415 PCI-IDE DMA Master Mode Interface Controller
PRELIMINARY
March 1996
PC87415
PCI-IDE DMA Master Mode Interface Controller
1 0 General Description
The Enhanced PCI-IDE Interface is a single-chip controller
packaged in a 100-pin PQFP It provides 2 IDE channels for
interfacing up to 4 IDE drives or 2 IDE drives and CD-ROM
directly on the PCI Local bus An enhanced DMA controller
on-chip increases system performance by providing full
scatter gather data transfers between IDE devices and sys-
tem memory without CPU intervention Four levels of both
write posting and read prefetching per channel allow the
host CPU to run concurrently with IDE cycles Programma-
ble timing functions provide maximum flexibility of timing pa-
rameters per drive for optimizing the data transfer rate per
drive Both PC compatible addressing and PCI compliant
addressing are supported by re-mapping the base address-
es A power control feature allows turning off power to the
IDE cables
The Enhanced PCI-IDE Interface connection to the PCI bus
is virtually 鈥樷€榞lue-less鈥欌€?with only one additional TTL data
buffer (optional) This high-integration solution reduces
component count eases board design reduces cost and
increases reliability
The Enhanced PCI-IDE supports faster ATA devices using
PIO modes 1 2 3 and 4 as well as DMA modes 0 1 and 2
It comes with a full suite of software drivers for DOS 5 0鈥?/div>
6 x Windows 3 x Windows 95 Windows NT
TM
OS 2
2 x Novell NetWare
TM
3 1x鈥? x and SCO UNIX 3 x
TRI-STATE is a registered trademark of National Semiconductor Corporation
WATCHDOG
TM
is a trademark of National Semiconductor Corporation
Novell is a registered trademark of Novell Inc
NetWare
TM
is a trademark of Novell Inc
Unix is a registered trademark of AT T Bell Laboratories
Windows and Windows 95 are registered trademarks of Microsoft Corporation
Windows NT
TM
is a trademark of Microsoft Corporation
2 0 Features
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
PCI bus interface for up to 4 IDE devices
33 MHz 32-bit PCI bus data path with full parity error
reporting
16 7 MByte sec maximum IDE transfer rate
Support for 2 IDE channels ( 2 IDE devices per chan-
nel)
Primary or secondary IDE addressing (1F0x 170x) in
PC compatible mode
Re-mappable base registers for full PCI compliance
Concurrent channel operation (PIO DMA modes)
4 Double Word write FIFO per channel
4 Double Word read prefetch FIFO per channel
Enhanced DMA mode with scatter gather capability
ANSI ATA Modes 0 through 4 PIO support (internal
DMA not selected)
IORDY handshaking for PIO
ANSI ATA Modes 0 through 2 Multiword DMA support
(internal DMA selected)
Individually programmable command and recovery tim-
ing for reads and writes per channel drive for com-
mand control and data
Individually programmable data sector size for read pre-
fetches per channel
PC compatible interrupt routing of IRQ14 and IRQ15
Hardware and software chip enable disable
Optional Power Control for IDE Drives
Fully static logic design
100-pin PQFP package
TL F 12497 鈥?1
FIGURE 1 The PC87415 in a PCI Based System
C
1996 National Semiconductor Corporation
TL F 12497
RRD-B30M46 Printed in U S A
http
www national com
next