鈥?/div>
Spread Spectrum Clock Generator with selectable
multiplier from 1x to 6x outputs.
Output frequency ranges: 10MHz to 180MHz.
Accepts input from crystal or reference clock.
Selectable Center, Down or Asymmetric Spread
Modulation.
Selectable Modulation rate.
TTL/CMOS compatible outputs.
3.3V Operating Voltage.
Low short term jitter.
Available in 8-Pin 150mil SOIC.
PIN CONFIGURATION
XIN/FIN
XOUT/SD*^
SC0^
SC1^
1
8
VDD
SC2^
FOUT
GND
PLL701-0X
2
3
4
7
6
5
XIN/FIN = 10 ~ 30 MHz
Note:
^: Internal pull-up resistor (120k鈩?for SD, 30 k鈩?for
SC0-SC2).
*: The value of SD is latched upon power-up. The
internal pull-up resistor results in a default high value
when no pull-down resistor is connected to this pin
(recommended external pull-down resistor of 27 k鈩?.
DESCRIPTION
The PLL701-01/02/04/06 are Spread Spectrum Clock
Generators designed for the purpose of reducing EMI
in high-speed digital systems. Any output frequency
from 10 to 180MHz can be selected by programming
6 multiplier modes. The device is designed to operate
from a crystal or reference clock input and provides
1x to 6x modulated clock outputs.
OUTPUT CLOCK (FOUT) SELECTION
SD
1
1
0
1
0
1
0
1
0
1
0
1
0
1
SC2
0
0
0
0
0
0
0
1
1
1
1
1
1
1
SC1
0
0
0
1
1
1
1
0
0
0
0
1
1
1
SC0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
FOUT
(-01)
X1
X1
X1
X1
X1
X1
X1
X1
X1
X1
X1
X1
X1
X1
FOUT
(-02)
X2
X2
X2
X2
X2
X2
X2
X2
X2
X2
X2
X2
X2
X2
FOUT
(-04)
X4
X4
X4
X4
X4
X4
X4
X4
X4
X4
X4
X4
X4
X4
FOUT
(-06)
X6
X6
X6
X6
X6
X6
X6
X6
X6
X6
X6
X6
X6
X6
SST Modulation
Magnitude
0.50%
1.00%
1.50%
2.00%
Fin / 512
2.50%
3.00%
3.50%
OFF
Freq.
C
C
D
C
A
C
A
C
A
C
A
C
A
Type
鹵0.25%
鹵0.5%
-1.0%
鹵0.75%
+0.25% ~ -1.25%
鹵1.0%
+0.5% ~ -1.5%
鹵1.25%
+0.75% ~ -1.75%
鹵1.5%
+1.0% ~ -2.0%
鹵1.75%
+1.25% ~ -2.25%
Notes:
C: Center Spread. A: Asymmetric Spread. D: Down Spread.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
www.phaselink.com
Rev 08/30/05 Page 1
1
2
3
4
5
