鈥?/div>
25
24
23
22
21
20
19
18
GNDBUF
CMOS
LVDSB
PECLB
VDDBUF
VDDBUF
PECL
LVDS
OE_SEL^
XIN
XOUT
SEL2
62 mil
26
Die ID:
2222-22A
27
15
28
14
13
DNC
29
12
11
OE_CTRL
30
DESCRIPTION
The PL580-30 is a monolithic low jitter and low
phase noise VCXO, capable of 0.4ps RMS phase
jitter and PECL, LVDS, or CMOS outputs, covering a
wide frequency output range up to 640MHz. It allows
the control of the output frequency with an input
voltage (VCON), using a low cost crystal.
The PL580-30 is designed to address the demanding
requirements of high performance applications such
as SONET, GPS, XDSL, etc.
VCON
31
1
C502A
10
9
2
3
4
5
6
7
8
GNDOSC
GNDANA
Y
X
(0,0)
Note1: ^ Denotes internal pull up resistor.
DIE SPECIFICATIONS
Name
Size
Reverse side
Pad dimensions
Thickness
Value
62 x 65 mil
GND
80 micron x 80 micron
10 mil
BLOCK DIAGRAM
VCON
VARICAP
VCO
Divider
Charge
Pump
+
Loop
Filter
XIN
XOUT
XTAL
OSC
Phase
Detector
VCO
(F
XiN
x16)
Output
Divider
(1,2,4,8)
GNDBUF
DNC
LM
DNC
LP
GNDDIG
QBAR
Q
Perform ance Tuner
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/30/05 Page 1