音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

OR4E04-1BM416C Datasheet

  • OR4E04-1BM416C

  • FPGA

  • 2524.35KB

  • 153頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

Data Sheet
November, 2002
ORCA
廬
Series 4 FPGAs
Introduction
Built on the Series 4 recon鏗乬urable embedded sys-
tem-on-a-chip (SoC) architecture, Lattice introduces
its new family of generic Field-Programmable Gate
Arrays (FPGAs). The high-performance and highly
versatile architecture brings a new dimension to
bringing network system designs to market in less
time than ever before. This new device family offers
many new features and architectural enhancements
not available in any earlier FPGA generations. Bring-
ing together highly 鏗俥xible SRAM-based programma-
ble logic, powerful system features, a rich hierarchy
of routing and interconnect resources, and meeting
multiple interface standards, the Series 4 FPGA
accommodates the most complex and high-perfor-
mance intellectual property (IP) network designs.
鈻?/div>
鈻?/div>
Traditional I/O selections:
鈥?LVTTL (3.3V) and LVCMOS (2.5 V and 1.8 V)
I/Os.
鈥?Per pin-selectable I/O clamping diodes provide
3.3 V PCI compliance.
鈥?Individually programmable drive capability:
24 mA sink/12 mA source, 12 mA sink/6 mA
source, or 6 mA sink/3 mA source.
鈥?Two slew rates supported (fast and slew-lim-
ited).
鈥?Fast-capture input latch and input 鏗俰p-鏗俹p
(FF)/latch for reduced input setup time and zero
hold time.
鈥?Fast open-drain drive capability.
鈥?Capability to register 3-state enable signal.
鈥?Off-chip clock drive capability.
鈥?Two-input function generator in output path.
New programmable high-speed I/O:
鈥?Single-ended: GTL, GTL+, PECL, SSTL3/2
(class I and II), HSTL (Class I, III, and IV), ZBT,
and DDR.
鈥?Double-ended: LDVS, bused-LVDS, and
LVPECL. Programmable (on/off) internal parallel
termination (100
鈩?
also supported for these
I/Os.
Programmable Features
鈻?/div>
High-performance platform design:
鈥?0.16 碌m 7-level metal technology.
鈥?Internal performance of >250 MHz.
鈥?I/O performance of >420 MHz.
鈥?Meets multiple I/O interface standards.
鈥?1.5 V operation (30% less power than 1.8 V
operation) translates to greater performance.
Table 1.
ORCA
Series 4鈥擜vailable FPGA Logic
Device
OR4E02
OR4E04
OR4E06
Rows
26
36
46
Columns
24
36
44
PFUs
624
1,296
2,024
User I/O
405
466
466
LUTs
4,992
10,368
16,192
EBR
Blocks
8
12
16
EBR Bits
(K)
74
111
148
Usable*
Gates (K)
201鈥?97
333鈥?43
471鈥?99
* The embedded system bus and MPI are not included in the above gate counts. The System Gate ranges are derived from the following:
minimum system gates assumes 100% of the PFUs are used for logic only (no PFU RAM) with 40% EBR usage and 2 PLLs. Maximum
system gates assumes 80% of the PFUs are for logic, 20% are used for PFU RAM, with 80% EBR usage and 6 PLLs.
Note: Devices are not pinout compatible with
ORCA
Series 2/3.
www.latticesemi.com

OR4E04-1BM416C 產(chǎn)品屬性

  • Lattice

  • FPGA - 現(xiàn)場可編程門陣列

  • 643 K

  • 1296

  • 290

  • 20 MHz

  • 5 V

  • + 70 C

  • SMD/SMT

  • PBGAM-416

  • 0 C

  • Tube

  • 200

OR4E04-1BM416C相關型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！