音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

OR3TP12-6PS240 Datasheet

  • OR3TP12-6PS240

  • User Programmable Special Function ASIC

  • 128頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Data Sheet
March 2000
ORCA
廬
OR3TP12 Field-Programmable System Chip (FPSC)
Embedded Master/Target PCI Interface
Introduction
Lucent Technologies Microelectronics Group has
developed a solution for designers who need the
many advantages of an FPGA-based design imple-
mentation coupled with the high bandwidth of the
industry-standard PCI interface. The
ORCA
OR3TP12 FPSC provides a full-featured
33/50/66 MHz, 32-/64-bit PCI interface, fully
designed and tested, in hardware, plus FPGA logic
for user-programmable functions.
Table 1. PCI Local Bus Data Rates
Clock
Frequency
(MHz)
33
33
66
66
Data Path
Width (bits)
32
64
32
64
Peak Data Rate
(Mbytes)
132
264
264
528
PCI Local Bus
PCI local bus, or simply, PCI bus, has become an
industry-standard interface protocol for use in appli-
cations ranging from desktop PC busing to high-
bandwidth backplanes in networking and communi-
cations equipment. The PCI bus specification* pro-
vides for both 5 V and 3.3 V signaling environments.
The PCI interface clock speed is specified in the
range from dc to 66 MHz with detailed specifications
at 33 MHz and 66 MHz as well as recommendations
for 50 MHz operation. Data paths are defined as
either 32-bit or 64-bit. These data path and frequency
combinations allow for the peak data transfer rates
described in Table 1.
The PCI bus is electrically specified so that no glue
logic is required to interface to the bus鈥擯CI devices
interface directly to the PCI bus. Other features
include registers for device and subsystem identifica-
tion and autoconfiguration, support for 64-bit
addressing, and multimaster capability that allows
any PCI bus Master access to any PCI bus Target.
PCI Bus Core Highlights
s
Implemented in an
ORCA
Series 3 base array, dis-
placing the bottom four rows of 18 columns.
Core is a well-tested ASIC model.
Fully compliant to Revision 2.1 of PCI Local Bus
Specification (and designed for Revision 2.2).
s
s
* PCI Local Bus Specification Rev. 2.1, PCI SIG, June 1, 1995.
Table 2.
ORCA
PCI FPSC Solutions鈥擜vailable FPGA Resources
Device
OR3TP12
Usable Gates
*
30K鈥?0K
Number of Number of Max User Max User
LUTs
Registers
RAM
I/Os
2016
2636
32K
187
Array
Size
14
脳
18
Number of
PFUs
252
* The embedded core and interface comprise approximately 85K standard-cell ASIC gates in addition to these usable gates. The usable
gate counts range from a logic-only gate count to a gate count assuming 30% of the PFUs/SLICs being used as RAMs. The logic-only
gate count includes each PFU/SLIC (counted as 108 gates per PFU/SLIC), including 12 gates per LUT/FF pair (eight per PFU), and 12
gates per SLIC/FF pair (one per PFU). Each of the four PIOs per PIC is counted as 16 gates (two FFs, fast-capture latch, output logic,
clk
drivers, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32
脳
4 RAM (or
512 gates) per PFU.

OR3TP12-6PS240相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！