NBSG16M
2.5V/3.3V Multilevel Input
to CML Clock/Data
Receiver/Driver/Translator
Buffer
The NBSG16M is a differential current mode logic (CML)
receiver/driver/translator buffer. The device is functionally equivalent
to the EP16, LVEP16, or SG16 devices with CML output structure and
lower EMI capabilities.
Inputs incorporate internal 50
W
termination resistors and accept
LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL,
LVCMOS, CML, or LVDS. The CML output structure contains
internal 50
W
source termination resistor to V
CC
. The device
generates 400 mV output amplitude with 50
W
receiver resistor to
V
CC
.
The V
BB
pin is internally generated voltage supply available to this
device only. For all single鈭抏nded input conditions, the unused
complementary differential input is connected to V
BB
as a switching
reference voltage. V
BB
may also rebias AC coupled inputs. When
used, decouple V
BB
via a 0.01
mF
capacitor and limit current sourcing
or sinking to 0.5 mA. When not used, V
BB
output should be left open.
http://onsemi.com
MARKING
DIAGRAM*
QFN鈭?6
MN SUFFIX
CASE 485G
A
L
Y
W
SG
16M
ALYW
= Assembly Location
= Wafer Lot
= Year
= Work Week
*For additional marking information, refer to
Application Note AND8002/D.
鈥?/div>
Maximum Input Clock Frequency > 10 GHz Typical
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Maximum Input Data Rate > 10 Gb/s Typical
120 ps Typical Propagation Delay
35 ps Typical Rise and Fall Times
ORDERING INFORMATION
Device
NBSG16MMN
NBSG16MMNR2
Package
3x3 mm
QFN鈭?6
3x3 mm
QFN鈭?6
Shipping
鈥?/div>
123 Units / Rail
3000/Tape & Reel
Positive CML Output with Operating Range: V
CC
= 2.375 V to
3.465 V with V
EE
= 0 V
鈥?/div>
Negative CML Output with RSNECL or NECL Inputs with
Operating Range: V
CC
= 0 V with V
EE
= 鈭?.375 V to 鈭?.465 V
鈥?/div>
CML Output Level; 400 mV Peak鈭抰o鈭扨eak Output with
50
W
Receiver Resistor to V
CC
鈥?/div>
50
W
Internal Input and Output Termination Resistors
鈥燜or information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
鈥?/div>
Compatible with Existing 2.5 V/3.3 V LVEP, EP, LVEL
and SG Devices
鈥?/div>
V
BB
Reference Voltage Output
漏
Semiconductor Components Industries, LLC, 2004
1
April, 2004 鈭?Rev. 3
Publication Order Number:
NBSG16M/D
NBSG16M相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe Differential 1:4 Clock/Data Driver with RSECL...
ONSEMI
-
英文版
2.5V/3.3V SiGe Differential 1:4 Clock/Data Driver with RSECL...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe Differential Receiver/Driver with RSECLOutput...
ONSEMI
-
英文版
2.5V/3.3V SiGe Differential Receiver/Driver with RSECLOutput...
ONSEMI [ON...
-
英文版
2.5V/3.3VSiGe Differential 1:10 Clock/Data Driver with RSEC...
-
英文版
2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Drive...
ONSEMI
-
英文版
2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Drive...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip...
ONSEMI
-
英文版
2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip...
ONSEMI [ON...
-
英文版
2.5V/3.3VSiGe Differential 2 X 2 Crosspoint Switch with Out...
ONSEMI
-
英文版
2.5V/3.3VSiGe Differential 2 X 2 Crosspoint Switch with Out...
ONSEMI [ON...
-
英文版
Evaluation Board Manual
ONSEMI
-
英文版
Evaluation Board Manual
ONSEMI [ON...
-
英文版
2.5V/3.3VSiGe Differential Smart Gate with Output Level Sel...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL Outp...
ONSEMI
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL Outp...
1
2
3
4
5
6
7
8
9
10
11
12
